Cray 2



Any shipment to a country outside of the United Stated requires a U.S. Government export license.

CRAY COMPUTER SYSTEMS

CRAY-2 COMPUTER SYSTEM FUNCTIONAL DESCRIPTION HR-2000

Copyright® 1985 by CRAY RESEARCH, INC. This manual or parts thereof may not be reproduced in any form without permission of CRAY RESEARCH, INC.



RECORD OF REVISION

PUBLICATION NUMBER

HR-2000

Each time this manual is revised and reprinted, all changes issued against the previous version in the form of change packets are incorporated into the new version and the new version is assigned an alphabetic level. Between reprints, changes may be issued against the current version in the form of change packets. Each change packet is assigned a numeric designator, starting with 01 for the first change packet of each revision level.

Every page changed by a reprint or by a change packet has the revision level and change packet number in the lower righthand corner. Changes to part of a page are noted by a change bar along the margin of the page. A change bar in the margin opposite the page number indicates that the entire page is new; a dot in the same place indicates that information has been moved from one page to another, but has not otherwise changed.

Requests for copies of Cray Research, Inc. publications and comments about these publications should be directed to:

CRAY RESEARCH, INC.,

1440 Northland Drive,

Mendota Heights, Minnesota 55120

Revision

Description

May 1985 - Original printing.

PREFACE

This publication describes the functions of the CRAY-2 Computer System and the CRAY Assembly Language (CAL) Version 2 symbolic machine instructions specifically used with this machine. It is written to assist programmers and engineers and assumes a familiarity with digital computers and assemblers.

The manual describes the overall computer system including its configuration and characteristics. It also describes the operation of the Common Memory, Foreground Processor, and Background Processors. Both the machine code and the associated symbolic machine instructions are explained.

Site planning information for the CRAY-2 Computer System is available in the CRAY-2 Site Planning Reference Manual, publication HR-2001.

Additional information on the CRAY Assembly Language (CAL) Version 2 is available in the CAL Assembler Version 2 Reference Manual, publication SR-2003.

WARNING

This equipment generates, uses, and can radiate radio frequency energy and if not installed and used in accordance with the instructions manual, may cause interference to radio communications. It has been tested and found to comply with the limits for a Class A computing device pursuant to Subpart J of Part 15 of FCC Rules, which are designed to provide reasonable protection against such interference when operated in a commercial environment. Operation of this equipment in a residential area is likely to cause interference in which case the user at his own expense will be required to take whatever measures may be required to correct the interference.

CONTENTS

PREF	ACE .	• • •		• •	• •		:• '			•		.•	• ,	•	٠	, •	iii
1.	TNTDO	DUCTION															1-1
	ININO	DUCTION		• • •	• •		•	• •	• ;•	.•	•	•	• •	•	٠	•	1-1
	1.1	CRAY-2	FEATURE	s										_			1-1
	,	1.1.1	Physic														1-2
		1.1.2	Archite														1-4
	1.2	CONVENT				_											1-6
	1.3		DESCRIP'														1-6
	-,0					. , .	•		•	·		•	•	.•	·	·	_ ,
2.	BACKG	ROUND PR	ROCESSOR		• •					.•	•	•			•		2-1
			a=a==a	-													
	2.1		SECTION														2-1
		2.1.1	Instruct														2-1
			Program														2-1
			Instru														2-3
			Instru														2-3
		2.1.2	Real-t														2-3
		2.1.3	Semapho														2-3
		2.1.4	Common	_		_											2-4
			Base A														2-4
			Limit A		_												2-4
			Memory														2-5
	2.2	OPERATIN															2-5
		2.2.1	Address														2-5
		2.2.2	Scalar	regist	ers					٠	•			•	•	•	2-5
		2.2.3	Vector														2-6
	2.3	VECTOR C	ONTROL I	REGISTE	IRS .			•								•	2-6
		2.3.1	Vector														2-7
		2.3.2	Vector	Mask r	egist	er.				•					.•	•	2-7
	2.4	FUNCTIO	NAL UNI	rs			•. •							٠	•	•	2-8
•		2.4.1	Address	Add f	uncti	ional	uni	.t				• .		•			2-8
		2.4.2	Address	: Multi	ply i	unct	iona	ıl u	nit							•	2-9
		2.4.3	Scalar	Intege	r fur	action	nal	uni	t.	.•					٠		2-9
		2.4.4	Scalar	Shift	funct	iona	l un	it				. ,		•			2-9
		2.4.5	Scalar	Logica	l fur	ction	nal	uni	t,		•						2-9
		2.4.6	Vector														2-9
		2.4.7	Vector														2-10
		2.4.8	Floatir	_													2-10
		2.4.9	Floatir														2-10
		2 4 10	[•										2 4

2. BACKGROUND PROCESSOR (continued)

2.5	ARITHMETIC OPERATIONS
	2.5.1 Integer arithmetic 2-1
	2.5.2 Floating-point arithmetic 2-1
	Normalizing 2-3
	Range errors 2-1
	Floating-point addition 2-1
	Floating-point subtraction 2-3
	Floating-point to integer conversion 2-1
	Integer to floating-point conversion 2-1
	Floating-point product 2-1
	Reciprocal approximation 2-1
	Reciprocal iteration 2-3
	Reciprocal square root approximation 2-1
	Reciprocal square root iteration 2-1
BACK	GROUND PROCESSOR SYMBOLIC MACHINE INSTRUCTIONS 3-1
.1	SYMBOLIC INSTRUCTION FORMAT
, 2	MACHINE INSTRUCTION FORMAT
1.3	INSTRUCTION DESCRIPTIONS
COMM	ON MEMORY
4.1	MEMORY ADDRESSING 4-1
4.2	MEMORY ACCESS
4.3	MEMORY CONFLICTS
4.4	MEMORY BACKUP
4.5	MEMORY ERROR CORRECTION
FORE	GROUND SYSTEM
5.1	FOREGROUND COMMUNICATION CHANNELS 5-1
5.2	FOREGROUND CHANNEL PORTS
,	5.2.1 Common Memory ports
	5.2.2 Background Processor ports
5.3	DISK STORAGE UNITS
) • J	5.3.1 Disk system organization
5.4	FRONT-END INTERFACE
5.5	FOREGROUND PROCESSOR
	MAINTENANCE CONTROL CONSOLE
5.6	MATHIBHANCE CONTROL COMBOLL

APPENDIX SECTION

A.1	SYMBOLIC NOTATION
A.2	BRANCH INSTRUCTIONS
	A.2.1 Conditional branches
	A.2.2 Unconditional jumps
	A.2.3 Exits
A.3	PASS INSTRUCTIONS
A.4	SEMAPHORE INSTRUCTIONS
A.5	REGISTER ENTRY INSTRUCTIONS
	A.5.1 Entries into A registers
	A.5.2 Entries into S registers
4.6	INTER-REGISTER TRANSFER INSTRUCTIONS
	A.6.1 Transfers to A registers
	A.6.2 Transfers to S registers
	A.6.3 Transfers to V registers
	A.6.4 Transfer to Vector Mask register
	A.6.5 Transfer to Vector Length register
A.7	MEMORY TRANSFER INSTRUCTIONS
	A.7.1 Stores
	A.7.2 Loads
8.4	INTEGER ARITHMETIC OPERATION INSTRUCTIONS
	A.8.1 Integer sums
	A.8.2 Integer differences
	A.8.3 Integer products
A.9	FLOATING-POINT ARITHMETIC OPERATION INSTRUCTIONS
	A.9.1 Floating-point sums
	A.9.2 Reciprocal iterations
	A.9.3 Reciprocal approximations
	A.9.4 Floating-point differences
	A.9.5 Integer to floating-point conversions
	A.9.6 Floating-point to integer conversions
	A.9.7 Floating-point products
	A.9.8 Square root iterations
	A.9.9 Square root approximations
	A.9.10 Floating-point errors
1.10	LOGICAL OPERATION INSTRUCTIONS
	A.10.1 Logical products
	A.10.2 Logical sums
	A.10.3 Vector streaming
	A.10.4 Logical differences
	A.10.5 Vector mask
	A.10.6 Compressed iota
1.11	BIT COUNT INSTRUCTIONS
1.12	SHIFT OPERATION INSTRUCTIONS
	A.12.1 Left shifts
	A.12.2 Right shifts

FIGURES

1-1	CRAY-2 Mainframe	1-3
1-2	CRAY-2 Mainframe Configuration	1-5
2-1	Control and Data Paths in a Background Processor	2-2
2-2	Floating-point Data Format	2-12
2-3	48-by-48 Bit Matrix Used for Floating-point Product	2-15
2-4	48-by-48 Bit Matrix Used for Reciprocal Iteration	2-18
2-5	48-by-48 Bit Matrix Used for Square Root Iteration	2-20
3-1	Instruction Parcel Format	3-2
4-1	Memory Address for Common Memory	4 - 1
4-2	Error Correction Matrix	4-4
5-1	Channel Loop	5-2

1. INTRODUCTION

The CRAY-2 computer is a powerful, general-purpose computer system with extremely high processing rates. Scalar and vector capabilities in a multiprocessing environment combined with integrated foreground processing achieve these high rates.

1.1 CRAY-2 FEATURES

The CRAY-2 mainframe contains four independent Background Processors, each more powerful than a CRAY-1 processor. Featuring a clock-cycle time faster than any other computer system available, each of these processors offers exceptional scalar and vector processing capabilities. The four Background Processors can operate independently on separate jobs or concurrently on a single problem. The very high speed Local Memory integral to each Background Processor is available for temporary storage of vector and scalar data.

Common Memory is one of the most important features of the CRAY-2. It consists of 256 million 64-bit words randomly accessible from any of the four Background Processors and from any of the high-speed and common data channels. The memory is arranged in quadrants with 128 interleaved banks. All memory access is performed automatically by the hardware. Any user may use all or part of the memory not being used by the operating system.

Control of network access equipment and the high-speed disk drives is integral to the CRAY-2 mainframe hardware. A single Foreground Processor coordinates the data flow between the system's Common Memory and all the external devices across four high-speed I/O channels. The synchronous operation of the Foreground Processor with the four Background Processors and the external devices provides a significant increase in data throughput.

The most important CRAY-2 features are:

- . Extremely large directly addressable Common Memory
- . Fastest cycle time available in a computer system
- . Scalar, vector, and multiprocessing combined in one system
- . Integral Foreground Processor

- . Elegant architecture
- . Extremely high reliability
- . High density memory chips and extremely fast silicon logic chips
- . Liquid immersion cooling

1.1.1 PHYSICAL CHARACTERISTICS

The CRAY-2 mainframe is elegant in appearance as well as in architecture (see figure 1-1). The memory, computer logic, and DC power supplies are integrated into a compact mainframe composed of 14 vertical columns arranged in a 300° arc.

The upper part of each column contains a stack of modules and the lower part contains power supplies for the system. Total cabinet height, including the power supplies, is 45 inches; the diameter of the mainframe is 53 inches. Thus, the "footprint" of the mainframe is a mere 16 square feet of floor space.

An inert fluorocarbon liquid circulates in the mainframe cabinet in direct contact with the integrated circuit packages. This liquid immersion cooling technology allows for the small size of the CRAY-2 mainframe and is thus largely responsible for the high computation rates.

Significant CRAY-2 physical characteristics are:

- . Occupies only 16 sq ft of floor space
- . Stands 45 inches high (diameter is 53 inches)
- . Contains 14 columns arranged in a 300° arc
- . Contains 3-dimensional modules
- . Contains liquid immersion cooling
- . Contains chilled water heat exchange




Figure 1-1. CRAY-2 Mainframe

1.1.2 ARCHITECTURE AND DESIGN

In addition to the cooling technology, the extremely high processing rates are achieved by a balanced integration of scalar and vector capabilities and a large Common Memory in a multiprocessing environment.

Significant architectural components of the CRAY-2 Computer System include the following:

- Four independent Background Processors capable of vector and scalar operation. Synchronization of the Background Processors is achieved through the Foreground Processor and semaphore flags in the Background Processors.
- . 256 megawords of dynamic Common Memory
- . A foreground system that controls and monitors system operation, including:
 - A Foreground Processor for system supervision
 - Four high-speed synchronous communication channels
 - Up to 40 I/O Devices
 - Disk controllers to control up to 36 disk storage units
 - Four Common Memory ports for data transfer
 - Four Background Processor ports to allow Foreground Processor control
 - Front-end Interfaces (from one to as many as four per channel)

The four identical Background Processors each contain registers and functional units to perform both vector and scalar operations. The single Foreground Processor supervises the four Background Processors. The large Common Memory complements the processors and provides architectural balance, thus assuring extremely high throughput rates (see figure 1-2).

On-site maintenance is possible via the maintenance control console.




Figure 1-2. CRAY-2 Mainframe Configuration

1.2 CONVENTIONS

The following conventions are used in this manual.

Convention	Description
lowercase italics	Variable information
CP	Clock period
(S1),(S2), etc.	The contents of registers S1, S2, etc.
A, a, S, s, V, v register designators	For example, "Transmit (a_k) to s_i " means "Transmit the contents of the A register specified by the k designator to the S register specified by the i designator".
Register bit designators	Numbered right to left as powers of 2, starting with 2^0 . Bit 2^{63} of an S or V register value represents the most significant bit. Bit 2^{31} of an A register value represents the most significant bit. The Vector Mask register has 64 bits, each corresponding to a word element in a Vector register. Bit 2^{63} corresponds to element 0, bit 2^0 corresponds to element 63.

Unless otherwise indicated, numbers in this manual are decimal numbers. Octal numbers are indicated with an 8 subscript. Exceptions are register numbers, channel numbers, instruction parcels in instruction buffers, and instruction forms which are given in octal without the subscript.

1.3 MANUAL DESCRIPTION

Section 1 Contains the introduction to this manual

Section 2 Describes the CRAY-2 Background Processor. The registers, functional units, and algorithms used are described.

Section 3 Provides detailed information on the CAL instructions that operate on the CRAY-2. Each machine instruction can be represented symbolically in CRAY Assembly Language (CAL) Version 2. The instructions are listed octally in a box format that provides the CRAY Assembly Language (CAL) Version 2 syntax format, an operand if required, a brief description of each instruction, and the machine instruction.

Following the boxed information is a detailed description of the instruction and an example using the instruction.

- Section 4 Describes the CRAY-2 Common Memory, phased memory access, and single error correction/double error detection (SECDED)
- Section 5 Describes the CRAY-2 foreground system, which handles the I/O
- Appendix A Lists the symbolic machine instructions by function.

 The octal machine code may be used as an index to refer to section 3 for a detailed description of the instruction.

2. BACKGROUND PROCESSOR

The CRAY-2 computer contains four identical Background Processors. Each Background Processor contains operating and vector control registers and functional units to perform both vector and scalar operations. The Foreground Processor supervises the four Background Processors.

A Background Processor performs arithmetic and logical calculations. These operations, and the other functions of a Background Processor, are coordinated through the control section.

Control and data paths for one Background Processor are shown in figure 2-1.

2.1 CONTROL SECTION

Each Background Processor contains an identical, independent control section of registers and instruction buffers for instruction issue and control. The following control mechanisms are described in this section.

- . Instruction issue and control
- . Real-time clock
- . Semaphore flags to provide interlocks for Common Memory access
- . Common Memory field protection

2.1.1 INSTRUCTION ISSUE AND CONTROL

Each Background Processor contains a Program Address register, an instruction buffer with eight fields, and an instruction issue control mechanism to implement instruction issue and control.

Program Address register

Each Background Processor has a 32-bit Program Address (P) register indicating the address of the program instruction parcel currently in the issue position during normal operation. The Foreground Processor loads the P register with data at the beginning of a computation period. As each parcel issues from the instruction queue, the content of the P register advances by 1.

The P register content is reset to the branch destination address when a jump instruction is executed.




Figure 2-1. Control and Data Paths in a Background Processor

Instruction buffers

Each Background Processor has a buffer with eight independent fields to allow program loops to execute without additional Common Memory references. Programs can loop within the instruction buffer using any of the branch instructions.

Each independent field contains 16 words. The total instruction buffer size is 128 words.

The next sequential instruction out of the instruction buffer or a branch out of the instruction buffer discards the oldest data field and replaces it with 16 words of new data.

Instruction issue

Background instructions are translated in several steps and are allowed to issue sequentially by an instruction issue control mechanism. The words are disassembled into 16-bit parcels that are placed in a queue where the translation occurs. The instruction issue process involves checking the reservation flags for the registers and functional unit involved in the instruction sequence. The parcel waits in issue position in the instruction queue until all required resources are free.

Instruction parcels and 16-bit constants are intermixed in the instruction queue. The constant parcels are passed through the instruction queue without test.

2.1.2 REAL-TIME CLOCK

Each Background Processor has a 64-bit register that counts continuously at the clock period rate. This count value is used to determine the passage of real time to an accuracy of 1 clock period. The real-time clocks in the Background Processors are synchronized at deadstart. Instruction 115 reads the real-time clock.

2.1.3 SEMAPHORE FLAGS

To synchronize Common Memory references, eight semaphore flags in the background system interlock Common Memory references when multiple Background Processors are executing a single job. One semaphore flag is assigned to each currently active job in the background system. A Background Processor assigned to a job is assigned a semaphore flag at the same time.

The Background Processor uses four instructions in synchronizing its Common Memory references: 004, 005, 006, and 007. A 004 or 005 instruction requests the semaphore flag when the Background Processor program is accessing a Common Memory area that can interfere with other processors assigned to the job. The branch instruction results determine when the processor has exclusive access to this Common Memory area. The program must clear the semaphore flag to release the Common Memory area to another processor assigned to the same job.

2.1.4 COMMON MEMORY FIELD PROTECTION

At execution time each object program has a designated field of Common Memory holding instructions and data. Field limits are specified by the foreground functions when the object program is loaded and initiated. Field limits are contained in the Base Address (BA) register and the Limit Address (LA) register.

All memory addresses contained in the object program code are relative to the base address beginning the defined field. An object program cannot read or alter any Common Memory location with an absolute address lower than the base address. Each object program reference to Common Memory is checked against the limit and base addresses to determine if the address is within the assigned bounds.

Base Address register

Each Background Processor has a 32-bit BA register. The BA register defines the lower boundary of the Common Memory address field. The Foreground Processor enters data into this register while the Background Processor is in idle mode. The data remains in the register for the duration of the Background Processor computation period.

Each Common Memory reference from the Background Processor includes the addition of the BA register content to the other parts of the memory reference base address. All Background Processor references to Common Memory are relative to the base address boundary.

Limit Address register

Each Background Processor has a 32-bit LA register. The LA register defines the upper boundary of the Common Memory address field. The Foreground Processor enters data into this register while the Background Processor is in idle mode. The data remains in this register for the duration of the Background Processor computation period.

Memory range error

When a memory reference exceeds the range limits, a memory range error occurs. Each Common Memory reference from the Background Processor includes a test of the resulting absolute Common Memory address against the contents of the BA and LA registers. An error signal is sent to the status register if the resulting absolute Common Memory address is less than the base address or equal to, or greater than, the limit address. A read reference results in zero data for this case. A write reference is aborted.

2.2 OPERATING REGISTERS

Each Background Processor contains the following independent set of operating registers.

- . Address
- . Scalar
- . Vector

Operating registers, a primary programmable resource of the Background Processor, enhance the speed of the system by satisfying heavy demands for data made by functional units. Different functional units can be used concurrently.

2.2.1 ADDRESS REGISTERS

Eight 32-bit Address (A) registers are used primarily to calculate memory locations for Local Memory and Common Memory references. A registers are used for 32-bit integer calculations and moving data directly from Local Memory. Data is also transferred between Address and Scalar registers.

2.2.2 SCALAR REGISTERS

Eight 64-bit Scalar (S) registers serve as source and destination for operands executing scalar arithmetic and logical instructions. S registers can furnish one operand in vector instructions.

The eight 64-bit S registers in a Background Processor support Vector registers in operations when one element of the computation is a constant value. The S registers function as computational way stations between Common Memory and the functional units where vector implementation of the work is not possible.

2.2.3 VECTOR REGISTERS

The major computational registers of the Background Processor are eight Vector (V) registers, each having 64 elements. Each V register element has 64 bits. When associated data is grouped into successive elements of a V register, the register quantity is treated as a vector. Examples of vector quantities are rows or columns of a matrix, and elements of a table.

Computational efficiency is achieved by identically processing each element of a vector. Vector instructions provide for the iterative processing of successive V register elements. A vector operation begins by obtaining operands from the first element of one or more V registers and delivering the result to the first element of a V register. Successive elements are provided during each clock period, and as each operation is performed the result is delivered to successive elements of the result V register. Vector operation continues until the number of operations performed by the instruction equals a count specified by the content of the Vector Length register (described later in this section).

Since many vectors exceed 64 elements, longer vectors are processed as one or more 64-element segments and a possible remainder of less than 64 elements.

The instruction issue control mechanism reserves the V registers that are involved in a functional unit operation. One, two, or three Vector registers can be involved, depending on the specific instruction. The functional unit is reserved at the same time as the V registers. The instruction sequence can then proceed to the next instruction and initiate concurrent activity as long as the resources reserved are not required.

The i, j, and k designators in a vector instruction can have the same value; it is advised, however, that the i designator always has a unique value. In the case of identical source operands, the data is streamed from the same V register to both data paths. In the case of a Destination register that is the same as a Source register, the V register writing function takes priority over reading. When this occurs, the reading vector delivers all zero words to the functional unit.

2.3 VECTOR CONTROL REGISTERS

The Vector Length register and the Vector Mask register provide control information needed in the performance of vector operations.

2.3.1 VECTOR LENGTH REGISTER

The Vector Length (VL) register is a 6-bit special purpose register explicitly referenced in the Background Processor instructions. The VL register holds the vector length during a portion of the background computation. All vector operations capture the vector length at the time of instruction issue from the VL register.

Vector registers always begin a read or write operation at the zero element position in the V register. Elements are read or written sequentially for the length of the current vector data. A short vector after a long vector leaves the old vector data in those positions not replaced with new data.

Values allowed in the VL register are 0 through 63. A zero value is interpreted as 64. Background instructions 025 and 036 communicate explicitly with the VL register.

2.3.2 VECTOR MASK REGISTER

The Vector Mask register (VM) is a 64-bit special purpose register explicitly referenced by the Background Processor instructions. The VM register merges vector data according to a set of precomputed Element flags. In effect, it provides a vehicle for implementing vector branch operations.

One bit of the VM register is associated with each element in the 64-element vector registers. The high-order bit (2^{63}) of the vector mask corresponds to element 0 of the vector data. The bits of the mask then proceed in order to represent the following vector elements.

The vector mask data can be formed by a vector operation in which each element is evaluated for a specific criterion. Instructions 030 through 033 perform these tests. The VM register is cleared at the beginning of these instruction sequences and then bits are entered one at a time as the vector stream passes the test station.

The vector mask data can be used to merge two vector streams into a single result stream. Instructions 146 and 147 are used for this purpose. Elements of the j operand are selected when the mask contains 1 bits. Elements of the k operand are selected when the mask contains 0 bits.

Instructions 034 and 114 move data between the VM register and an S register.

2.4 FUNCTIONAL UNITS

Each Background Processor has a set of functional units to implement algorithms for the instruction set. A number of functional units can operate simultaneously. Each functional unit produces one result per clock period. No information is retained in a functional unit for reference by subsequent instructions.

A functional unit receives operands from registers and delivers the result to a register when the function has been performed. Functional units operate essentially in three-address mode. Nonvector functional units can accept operands as fast as the instructions can issue.

A functional unit engaged in a vector operation remains busy for the duration and cannot participate in other operations. In this state, the functional unit is reserved. Other instructions requiring the same functional unit will not issue until the previous operation is completed. Only one functional unit of each type is available to the vector instruction hardware. When the vector operation completes, the reservation is dropped and the functional unit is then available for another operation.

Each Background Processor has the following set of functional units.

- . Address Add
- . Address Multiply
- . Scalar Integer
- . Scalar Shift
- . Scalar Logical
- . Vector Integer
- . Vector Logical
- . Floating-point Add
- . Floating-point Multiply

In addition, a Background Processor contains a Local Memory which is a buffer for the A, S, and V register data.

2.4.1 ADDRESS ADD FUNCTIONAL UNIT

The Address Add unit performs 32-bit integer addition and subtraction of two A register operands. (Instruction 020 performs integer sums and 021 performs integer differences.) This unit can accept address operands as fast as the instructions can issue.

2.4.2 ADDRESS MULTIPLY FUNCTIONAL UNIT

The Address Multiply unit performs 32-bit integer multiplication of two A register operands. (Instructions 022 and 023 perform integer products.) This unit can accept address operands as fast as the instructions can issue.

2.4.3 SCALAR INTEGER FUNCTIONAL UNIT

The Scalar Integer unit performs 64-bit integer addition and subtraction of S register operands. (Instruction 104 performs integer sums and 105 performs integer differences.) It also performs population count (instruction 106ij0), population count parity (instruction 106ij1), and leading zero (instruction 107). This unit can accept scalar operands as fast as the instructions can issue.

2.4.4 SCALAR SHIFT FUNCTIONAL UNIT

The Scalar Shift unit shifts the entire 64-bit contents of an S register (instruction 110 left or 111 right) or the double 128-bit contents of two concatenated S registers (instruction 112 left or 113 right). This unit can accept scalar operands as fast as the instructions can issue.

2.4.5 SCALAR LOGICAL FUNCTIONAL UNIT

The Scalar Logical unit manipulates bit-by-bit the 64-bit quantities obtained from S registers. (Instruction 100 performs logical products, 101 performs logical products complemented, 102 performs logical differences, and 103 performs logical sums.) This unit can accept scalar operands as fast as the instructions can issue.

2.4.6 VECTOR INTEGER FUNCTIONAL UNIT

The Vector Integer unit performs vector shifts (150 for left single, 151 for right single, 152 for left double, and 153 for right double), vector integer arithmetic (160 and 161 for integer sums and 162 and 163 for integer differences), vector population count (164*ij*0 for population count and 164*ij*1 for population parity), vector leading zero count (165), and compressed iota (176). The unit can accept operand data each clock period, and after a transit time delay, can deliver a result each clock period.

2.4.7 VECTOR LOGICAL FUNCTIONAL UNIT

The Vector Logical unit manipulates bit-by-bit the 64-bit quantities from two V registers or from V registers and S registers (140 and 141 logical products, 142 and 143 for logical differences, and 144 and 145 for logical sums). The unit can accept operand data each clock period, and after a transit time delay, can deliver a result each clock period.

2.4.8 FLOATING-POINT ADD FUNCTIONAL UNIT

The Floating-Point Add unit performs addition or subtraction of 64-bit operands in floating-point format for both scalar and vector operations. It also performs the conversion between integer and floating-point. Refer to discussion of floating-point arithmetic for a description of the instructions that use this unit.

The unit is reserved for the time of a vector stream during execution of vector addition instructions. The unit can accept vector operand data each clock period, and after a transit time delay, can deliver a result each clock period. The unit can accept scalar references as fast as they issue if the unit is not processing vector data.

2.4.9 FLOATING-POINT MULTIPLY FUNCTIONAL UNIT

The Floating-Point Multiply unit performs full multiplication of 64-bit operands in floating-point format for both scalar and vector operations. It also performs reciprocal approximation, reciprocal square root approximation, reciprocal iteration, and reciprocal square root iteration. Refer to discussion of floating-point arithmetic for a description of the instructions that use this unit.

The unit is reserved for the time of a vector stream during execution of vector addition instructions. The unit can accept vector operand data each clock period, and after a transit time delay, can deliver a result each clock period. The unit can accept scalar references as fast as they issue if the unit is not processing vector data.

2.4.10 LOCAL MEMORY

Each Background Processor contains 16,384 64-bit words of Local Memory. This memory holds scalar operands during a computation period. The Local Memory can also be used for temporary storage of vector elements when these elements are used more than once in a computation in the V registers. Instructions that use Local Memory are:

- . 044 and 046 read from Local Memory to A register
- . 045 and 047 write to Local Memory from A register
- . 054 and 056 read from Local Memory to S register
- . 055 and 057 write to Local Memory from S register
- 074 read from Local Memory to V register
- . 075 write to Local Memory from V register

2.5 ARITHMETIC OPERATIONS

Functional units in the Background Processor perform either twos complement integer arithmetic or floating-point arithmetic.

2.5.1 INTEGER ARITHMETIC

All integer arithmetic, whether 32 bits or 64 bits, is twos complement. The Address Add and Address Multiply units perform 32-bit arithmetic. The Scalar Integer unit performs scalar 64-bit arithmetic and the Vector Integer unit performs vector 64-bit arithmetic.

Integer representations of the integers 0, +1, and -1 in 32-bit and 64-bit format are illustrated using octal notation.

Integer	32-bit Format	64-bit Format
0	0000000000	000000000000000000000000000000000000000
+1	0000000001	000000000000000000000000000000000000000
-1	3777777777	17777777777777777777777

Multiplication of two scalar integer operands is accomplished by using the floating-point multiply instruction. Division is done by algorithm; the particular algorithm used depends on the number of bits in the quotient.

2.5.2 FLOATING-POINT ARITHMETIC

Floating-point numbers are represented in a standard format throughout the Background Processor. This format is a packed representation of a binary coefficient and an exponent. The coefficient is a 48-bit signed fraction. The sign of the coefficient is separated from the rest of the coefficient as shown in figure 2-2. Since the coefficient is signed magnitude, it is not complemented for negative values.




Figure 2-2. Floating-point Data Format

The exponent portion of the floating-point format is represented as a biased integer in bits 2^{62} through 2^{48} . The bias that is added to the exponents is 40000_8 . The positive range of exponents is 40000_8 through 57777_8 . The negative range of exponents is 37777_8 through 20000_8 . Thus, the unbiased range of exponents is the following (note the negative range is one larger):

2-200008 through 2+177778

In terms of decimal values, the floating-point format of the Background Processor allows the accurate expression of numbers to about 15 decimal digits in the approximate decimal range of 10^{-2466} through 10^{+2466} .

A floating-point representation of the integers 0, +1, and -1 in normalized form is illustrated using octal notation for each of the three fields.

<u>Integer</u>	Floating-point representation
0	0 00000 000000000000000
+1	0 40001 4000000000000000
-1	1 40001 4000000000000000

Normalizing

A nonzero floating-point number is normalized if the most significant bit of the coefficient is nonzero. This condition implies the coefficient has been shifted as far left as possible and the exponent adjusted accordingly. Therefore, the floating-point number has no leading zeros in the coefficient. The exception is that a normalized floating-point zero is all zeros.

When a floating-point number is created by inserting an exponent of 400608 into a 48-bit integer word, the result should be normalized before being used in a floating-point operation. Normalization can be accomplished by adding the unnormalized floating-point operand to 0 (see integer to floating-point conversion in this section).

Range errors

Exponent values of 60000_8 and greater are considered to have overflowed the exponent range. Hardware tests are performed for these values to indicate floating-point range error. Exponent values less than 20000_8 are considered to have underflowed the floating-point range. Such values are treated as if they had a zero value. The hardware does not indicate when a computation underflows the floating-point range.

Whether or not range errors are enabled, when an overflow condition is detected by the hardware the result exponent is forced to an overflow value. Each floating-point operation forces a signature exponent as follows:

Floating-point	add/subtract	600008
Floating-point		600018
	reciprocal approximation	600028
Floating-point	square root approximation	60004 ₈

Floating-point addition

The Floating-point Add unit forms the sum of two operands in floating-point format and delivers a result in floating-point format. The result is always normalized regardless of source operand status. Instructions 120, 170, and 171 use the Floating-point Add sequence.

In the process of adding two floating-point operands, one operand coefficient is shifted right for exponent matching. The coefficient from this shifting operation is rounded up.

A special test is made for all 0 bits in the result coefficient. When this occurs the exponent field in the result is also cleared. A word of all zeros is delivered to the destination register.

A special test is made for one or both operands with an overflow exponent. An error signal is sent to the Background Port Status register (refer to section 5) if range errors are enabled, and an overflow exponent (60000_8) is forced in the result delivered to the destination register.

Floating-point subtraction

The Floating-point Add unit forms the difference of two operands in floating-point format and delivers a result in floating-point format. Instructions 121, 172, and 173 use the floating-point subtraction sequence.

Floating-point to integer conversion

The Floating-point Add unit forms an integer representation of a floating-point operand. This process is accomplished by adding the operand to a constant integer. Instructions 122 and 174 use this form of the floating-point add sequence.

The maximum size of the resulting integer value is 48 bits. A positive or negative result is sign extended to form a 64-bit integer result.

An operand with a floating-point value greater than a 48-bit integer is an error condition. An error signal is sent to the Background Port Status register if floating-point range errors are enabled, and a zero result is delivered to the destination register.

Integer to floating-point conversion

The Floating-point Add unit forms a floating-point representation of an integer operand. This process is accomplished by adding the operand to a constant and using the floating-point normalize hardware to form the proper floating-point result. Instructions 123 and 175 use this form of the floating-point add sequence.

The maximum allowable size of the integer operand is 48 bits; if greater, no error is flagged. The bits above 48 bits are discarded during the operation.


Floating-point product

The Floating-point Multiply unit forms the product of two operands in floating-point format and delivers a result in floating-point format. If both operands are normalized, the result is also normalized. Instructions 124, 154, and 155 use this sequence.

The 48-by-48 matrix of logical product bits is truncated 8 bit positions below the low-order result coefficient bit (see figure 2-3). Round bits are added to this lower field to give an equal population of high and low round errors for random operands. A round bias exists over narrow ranges of operands because of the 1-bit correction shift after the round operation.

The following special cases are treated in floating-point multiplication for operands out of range.

- 1. One or both operands have overflow exponent.
- 2. Sum of operand exponents is an overflow.
- 3. Sum of exponents is an underflow.
- 4. Both exponents are all zeros.



For instructions 124, 132, 133, 154, 166, and 167, bits 2^{-49} through 2^{-56} are used for rounding. Bits 2^{-50} and 2^{-51} are the round bits and bits 2^{-53} through 2^{-56} compensate for truncation.

Figure 2-3. 48-by-48 Bit Matrix Used for Floating-point Product

Cases 1 and 2 cause a Floating-point Error signal to be sent to the Background Port Status register if the floating-point range errors are enabled. The result delivered to the Destination register is forced to an overflow exponent value (60001_8) . Case 3 results in an all-zero word sent to the Destination register. Case 4 computes the coefficients with no normalize correction. The resulting exponent for this case is 0, which aids multiple-precision and integer calculations.

Reciprocal approximation

The Floating-point Multiply unit forms an approximation to the reciprocal of a floating-point operand value. Instructions 132 and 166 use this sequence.

The values from the table are used in a linear interpolation computation. The form of this computation is illustrated in the following example.

Example:

In this example, A is a reciprocal approximation for the high-order 12 bits of operand coefficient; B is the operand coefficient; and R is the better reciprocal approximation.

Then the iteration step for interpolation is:

$$R = 2A - A*A*B$$

The two approximations read from the table are 2A and -A*A. The normal multiply mechanism is then used to form the product with the additional term included in the summing process.

Two special cases occur in the reciprocal approximation sequence.

- . Operand exponent has overflow value.
- . Operand exponent has underflow value.

Both cases cause an error signal to be sent to the Background Port Status register if the floating-point range error is enabled and cause the computational result exponent to be forced to an overflow value (60002g).

Reciprocal iteration

CAUTION

The reciprocal iteration instructions (126 and 156) should be used only with the reciprocal approximation instructions (132 and 166) and should only be used for one additional iteration. Operands not generated by the reciprocal approximation instructions may not deliver the expected result.

The Floating-point Multiply unit forms a floating-point number that is used in a second iteration for the reciprocal of a full-precision operand. The first iteration is formed in the reciprocal approximation described above. The second iteration uses the same process to form a reciprocal approximation with 46 bits of coefficient accuracy. Instructions 126 and 156 use this sequence (see figure 2-4).


The division algorithm that computes S1/S2 to full precision requires four operations.

1.	S3 = 1/S2	Half-precision reciprocal
2.	S4 = 2 - S2 * S3	Correction factor
3.	S5 = S3 * S4	Reciprocal = Half-precision reciprocal * correction factor
4.	S6 = S1 * S5	Quotient = numerator * reciprocal

Reciprocal square root approximation

The Floating-point Multiply unit forms an approximation to the reciprocal square root of a floating-point operand value. Instructions 133 and 167 use this sequence.

The values from the table are used in a linear interpolation computation. The form of this computation is illustrated in the following example.



For instructions 126 and 156, bits 2^{-49} through 2^{-56} are used for rounding. Bits 2^{-50} and 2^{-51} are the round bits and bits 2^{-53} through 2^{-56} compensate for truncation.

Figure 2-4. 48-by-48 Bit Matrix Used for Reciprocal Iteration

Example:

In this example, A is a reciprocal square root approximation for the operand coefficient, B is the operand coefficient, and R is the better reciprocal square root approximation.

The iteration step for interpolation is:

$$R = (3A/2) - (A*A*A*B/2)$$

The two approximations read from the table are 3A/2 and -A*A*A/2. The normal multiply mechanism is then used to form the product with the additional term included in the summing process.

Three special cases occur in the reciprocal square root approximation sequence.

- 1. Operand exponent has overflow value.
- 2. Operand exponent has value of 0 through 3.
- 3. Operand is a negative value.


Cases 1 and 3 cause an error signal to be sent to the Background Port Status register. All three cases cause the computational result exponent to be forced to an overflow value (60004_8) .

Reciprocal square root iteration

CAUTION

The square root iteration instructions (127 and 157) should be used only with the reciprocal square root approximation instructions (133 and 167) and should only be used for one additional iteration. Operands not generated by the reciprocal square root approximation instructions may not deliver the expected result.

The Floating-point Multiply unit forms a floating-point number which is used in a second iteration for the reciprocal square root of an operand. The first iteration is formed in the reciprocal square root approximation described above. The second iteration uses the same process to form a reciprocal square root with 46 bits of coefficient accuracy. Instructions 127 and 157 use this sequence (see figure 2-5).



For instructions 127 and 157, bits 2^{-49} through 2^{-56} are used for rounding. Bits 2^{-50} and 2^{-51} are the round bits and bits 2^{-53} through 2^{-56} compensate for truncation.

Figure 2-5. 48-by-48 Bit Matrix Used for Square Root Iteration

The square root algorithm that computes the square root of S1 requires four operations.

1. S2 = 1/ S1

Half-precision reciprocal square root approximation

2. S3 = S1 * S2

Half-precision square root

3. S4 = (3 - S2 * S3)/2

Correction factor

4. S5 = S3 * S4

Square root = half-precision square
root * correction factor

3. BACKGROUND PROCESSOR SYMBOLIC MACHINE INSTRUCTIONS

This section contains detailed information about individual instructions or groups of related instructions. Each instruction begins with boxed information consisting of the CRAY-2 Assembly Language (CAL) Version 2 syntax format, an operand (if required), a brief description of each instruction, and the machine instruction (octal code sequence defined by the f field).

Following the boxed information is a more detailed decscription of the instruction and an example using the instruction.

3.1 SYMBOLIC INSTRUCTION FORMAT

The following special characters can appear in the operand field of symbolic machine instructions and are used by the assembler in determining the operation to be performed.

+	Integer sum of adjoining registers
+F,+f	Floating-point sum of adjoining registers
.—	Integer difference of adjoining registers
-F,-f	Floating-point difference of adjoining registers
*	Integer product of adjoining registers
*F,*f	Floating-point product of adjoining registers
*I,*i	Reciprocal iteration of adjoining registers
* Q, * q	Floating-point square root approximation
*Q,*q	Square root iteration of adjoining registers
/H,/h	Floating-point reciprocal approximation
#	Use ones complement
>	Shift value or form mask from left to right
<	Shift value or form mask from right to left
&	Logical product of adjoining registers
•	Logical sum of adjoining registers
1	Logical difference of adjoining registers
CI,ci	Compressed iota
F,f	Full load (64-bits)
FIX, fix	Convert from floating-point to integer
FLT, flt	Convert from integer to floating-point
H,h	Half load (32-bits)
L,1	Left load (32-bits)
M,m	Negative
N,n	Nonzero

P,p	Parcel load (16-bits)
P,p	Population count
P,p	Positive
p,Q	Parity count
S,s	Short load (6-bits)
Z,z	Leading-zero count
Z,z	Zero

3.2 MACHINE INSTRUCTION FORMAT

The Background Processors translate instructions in 16-bit parcels of data. These parcels are packed four-per-word in the Common Memory. The parcels are addressed as if the Common Memory had four times as many locations and the data were 16 bits long.

Figure 3-1 illustrates the format of a 16-bit instruction parcel.

f	i	j	k
7	3	3	3

Figure 3-1. Instruction Parcel Format

As shown in figure 3-1, the f designator is the operation code. The i, j, and k designators generally refer to V, S, or A registers in a three-address format. Uppercase or lowercase designators for the registers are allowed in CAL; both will be used in the symbolic instruction descriptions. The mnemonics may be entered in all uppercase or all lowercase. The i designator generally specifies the Destination register for the functional computation. The j and k designators generally specify the source operands.

Some instructions include additional parcels of constant data. There can be the following parcels of constant data depending on the specific instruction:

- . 1 (m_1)
- . 2 $(m_1 \text{ and } m_2)$
- . 4 $(m_1, m_2, m_3, and m_4)$

Single parcel constants are generally used to address the Local Memory. Two parcel constants are generally used to address Common Memory. Four parcel constants are used to enter 64-bit values in the S registers.

When instructions read constants from the following parcels in the instruction stream, the Program address is advanced over these data parcels to point to the next instruction. The high-order data parcel is read first for those cases of multiparcel data.

3.3 INSTRUCTION DESCRIPTIONS

The instruction descriptions begin with the octal code for the high-order 7 bits of the parcel (f designator). The three octal register designators (i, j, and k) then follow. An x appears in the description where a register's designator is ignored. CAL will insert a zero for every x.

INSTRUCTIONS 000 - 001

Result	Operand	 Description 	Machine Instruction
err exit exit	 exp 	Error exit Normal exit Normal exit Executes as 000xjk	000x00 000x01 000xjk 001xjk

Instructions 000 and 001 stop the current program sequence, place the Background Processor in idle mode, and set the Exit Mode and Idle Mode flags in the Background Port Status register. The 6-bit jk value is entered into the Background Port Status register.

Code generated	Location	Result	Operand	Comment
		10	120	<u> 35</u>
 000000	1	 err	1	1
000001	1	 exit	*	1

Result	 Operand	Description	Machine Instruction
r,a _i	^a k	Register jump to (a_k) with return address to a_i	002ixk
l I	a _k	Register jump to (a_k) , value in a_k erased	002 <i>kxk</i>

Instruction 002 stops the current program sequence and begins a new sequence at a computed parcel address read from the ${\bf A}_{k}$ register. The parcel address for the next instruction in the current program sequence is entered into the ${\bf A}_{i}$ register.

Code generated	Locat	ion Result	Operand	Comment
	11	10	20	35
002ixk		•	İ	Ì
002kxk	1	1	. 1	1
	1	ĺ	i	i

Result	 Operand 	Description	Machine Instruction
 j	 exp	Unconditional jump	003xxx m _I m ₂

Instruction 003 stops the current program sequence and begins a new sequence at a specified constant parcel address read from the next 2 parcels in the instruction queue.

Code generated	Location	Result	Operand	Comment
	1	110	20	35
	j	İ	1	•
003xxx	ì	ì	1	i

INSTRUCTIONS 004 - 005

Result	Operand	 Description 	Machine Instruction
jcs	exp	Jump to constant parcel if Semaphore clear; set Semaphore.	004xxx m ₁ m ₂
jss 	exp 	Jump to constant parcel if Semaphore set; set Semaphore.	005xxx m ₁ m ₂

Instructions 004 and 005 conditionally stop the current instruction sequence and begin a new sequence at a specified constant parcel address read from the next 2 parcels in the instruction queue.

The branch is conditional on the state of the Semaphore flag assigned to this Background Processor. The Background Port Status register points to the Semaphore flag. The Semaphore flag is set for either instruction if it was not previously set. The Semaphore flag bit in the Background Port Status register is set if either instruction alters the state of the flag from 0 to 1.

Code generated	Locatio	n Result	Operand	Comment
	1	10	20	35
004xxx		! !		1
005xxx		j		1

Result	Operand	Description	Machine Instruction
ssm		 Set Semaphore 	006xxx

Instruction 006 sets the Semaphore flag assigned to this Background Processor without regard to its previous state. The Semaphore flag bit in the Background Port Status register is set if the previous state of the Semaphore flag was a 0. The operating system program uses this instruction to restore Semaphore flag values at the time of job restart.

Location Result		Operand	Comment
11	10	20	L35
: ' 	I	Ì	1
	Location 1	Location Result	Location Result Operand

Result	Operand	Description	Machine Instruction
csm		Clear Semaphore	007xxx

Instruction 007 clears the Semaphore flag assigned to this Background Processor without regard to its previous value. When this instruction executes, the semaphore bit in the Background Port Status register is cleared. A Background Processor program may use this instruction to release access to a privileged area of Common Memory for other processors assigned to this job.

This instruction issues without delay. Execution of the function, however, may be delayed by activity in the Common Memory port. The following instruction does not issue until the Common Memory quadrant buffers are clear. The delay ensures that any Common Memory write operations have been completed before another processor is allowed access to the privileged area.

Code generated	Location	n Result	Operand	Comment
	11	10	20	35
1		i		
007xxx	1	1	1	1
1	ı	I	.1	i

INSTRUCTIONS 010 - 013

Result	Operand	Description	Machine Instruction
jz	a _k ,exp	Branch if (a_k) is zero Branch if (a_k) is nonzero Branch if (a_k) is positive Branch if (a_k) is negative	010xxk m ₁ m ₂
jn	a _k ,exp		011xxk m ₁ m ₂
jp	a _k ,exp		012xxk m ₁ m ₂
jm	a _k ,exp		013xxk m ₁ m ₂

Instructions 010 through 013 conditionally stop the current instruction sequence and begin a new sequence at a specified constant parcel address read from the next 2 parcels in the instruction queue.

The content of the ${\bf A}_k$ register determines the condition of the branch. The current program sequence is continued if the branch criterion is not met.

Example:

Code generated	Location	Result	Operand	Comment
	1	_[10	120	35
010 <i>xxk</i>	1	1		1
011xxk	1	 -	 	
012xxk	1		İ	j
013xxk	1		1	1
	1		1	1

INSTRUCTIONS 014 - 017

Result	Operand	Description	Machine Instruction
jz	sj,exp	Branch if (s_j) is zero Branch if (s_j) is nonzero Branch if (s_j) is positive Branch if (s_j) is negative	014xjx m ₁ m ₂
jn	sj,exp		015xjx m ₁ m ₂
jp	sj,exp		016xjx m ₁ m ₂
jm	sj,exp		016xjx m ₁ m ₂

Instructions 014 through 017 conditionally stop the current instruction sequence and begin a new sequence at a specified constant parcel address read from the next 2 parcels in the instruction queue.

The content of the \mathbf{S}_j register determines the condition of the branch as indicated above. The current program sequence is continued if the branch criterion is not met.

	Location	Result	Operand	Comment
Code generated	11	10	120	35
				•
014xjx		1	1	
015x <i>jx</i>		1		1
016xjx	<u> </u>		!	1
017xjx	1	1	1	

INSTRUCTIONS 020 - 021

Result	Operand	Description	Machine Instruction
a _i	$a_{j}+a_{k}$	Integer sum of (a_j) and (a_k) to a_i	020 <i>ijk</i>
a _i	$ a_{j}-a_{k} $	Integer difference of (a_j) and (a_k) to a_j	021 <i>ijk</i>

Instructions 020 and 021 perform 32-bit integer arithmetic in the A registers. The operands are obtained from registers A_j and A_k , and the result is delivered to register A_i .

Instruction 020 forms the 32-bit integer sum.

Instruction 021 forms the 32-bit integer difference.

Code generated	Location Result		Operand	Comment	
	1	10	20	35	
020 <i>ijk</i>					
021 <i>ijk</i>	: 	[1	1	

INSTRUCTIONS 022 - 023

Result	Operand	Description	Machine Instruction
a _i	aj*ak	Integer product of (a_j) and (a_k) to a_i Executes the same as $022ijk$	022 <i>ijk</i> 023 <i>ijk</i>

Instruction 022 forms the integer product of two 32-bit integer operands. The operands are obtained from the A_j and A_k registers. The low-order 32-bits of the result data are delivered to the A_i register.

Code generated	Locat	ion Result	Operand	Comment
Land of the state	11	10	20	35
022 <i>ijk</i>	•	 	<u> </u>	İ
023 <i>ijk</i>	1	1		İ
0231JK	1	1		1

Result	Operand	Description	Machine Instruction
a _i	s _j	 Copy (s _j) to a _i 	024 <i>ijx</i>

Instruction 024 reads a 64-bit word from the \mathbf{S}_j register and enters the low-order 32 bits into the \mathbf{A}_i register.

Code generated	Location	Result	Operand	Comment
	11	110	120	<u> 135</u>
024 <i>ijx</i>	1	1		1
	ĺ	1		

Result	Operand	Description	Machine Instruction
a _i	 v1 	Copy (vl) to a _i	025 <i>ix</i> x

Instruction 025 forms a 32-bit word from the data in the VL register. The low-order 6 bits are copied from the VL data. The high-order 24 bits are 0. The result data is delivered to the ${\tt A}_i$ register.

Code generated	Location	Result	Operand	Comment
	11	10	120	35
025ixx	ĺ		j	i

INSTRUCTIONS 026 - 027

Result	Operand	Description	Machine Instruction
a _i a _i a _i	exp,s,e	Load a_i with a value Load a_i with a 6-bit value Load a_i with a 6-bit positive value	 026 <i>ijk</i> 026 <i>ijk</i> 026 <i>ijk</i>
a _i	exp exp,s	Load a; with a value Load a; with a 6-bit value	027ijk 027ijk
a _i	exp,s,m	Load a_i with a 6-bit negative value	027 <i>ijk</i>

Instructions 026 and 027 form a 32-bit word from the jk data in the instruction parcel. The low-order 6 bits are copied from the instruction parcel. For instruction 026, the high-order 26 bits are zeros. For instruction 027, the high-order 26 bits are ones. The result data is delivered to the \mathbf{A}_i register.

The ${\rm A}_i$ exp instruction will map into either an 026, 027, 040, 041, or an 042 opcode. If all symbols within the expression have been previously defined within the currently enabled qualifier then CAL will map this instruction into the proper opcode with the fewest number of parcels into which the expression will fit. Otherwise, this instruction will be mapped into the 042 opcode.

CAL will map the A_i exp,S instruction into the 027 opcode if the expression is negative and has a relative attribute of absolute. Otherwise, this instruction will be mapped into the 026 opcode.

Instruction 026 loads the A_i register with positive jk.

Instruction 027 loads the A_i register with negative jk.

Code generated	Location	Result	Operand	Comment
	11	10	120	35
026ijk 026ijk 026ijk				
027ijk 027ijk 027ijk				

INSTRUCTIONS 030 - 033

Result	 Operand 	Description	Machine Instruction
νm	\vee_{k} , z	Set vm from zero elements of (v_k)	030xxk
vm	V _k ,n	Set vm from nonzero elements of (v_k)	031xxk
vm	v _k ,p	Set vm from positive elements of (v_k)	032xxk
∨m	v _k , m	Set vm from negative elements of (v_k)	033xxk

Instructions 030 through 033 create a vector mask in the VM register based on the results of testing the contents of the elements of register V_k . The VM register is initially cleared, and a bit is entered in the VM register where elements of the vector stream meet the test criterion. The high-order bit position in the VM register corresponds to the first element of the vector. The bit positions are then assigned in order for the remainder of the vector stream.

These instructions are performed in the vector logical unit.

	10	20	35
<u> </u> 			İ
J		1	
 	[1
: 	' 		
		1	

Result	Operand 	 Description 	Machine Instruction
vm	s _j	Copy (s _j) to vm	034 <i>xjx</i>

Instruction 034 enters the VM register with a 64-bit word from the \mathbf{S}_{j} register.

Code generated	Locat	ion Result	Operand	Comment
		110	20	35
	1	1		
034xjx	i	1	1	1
i	Ì	1	1	

Result	Operand	 Description 	 Machine Instruction
dri		Disable halt on memory field	035 xx 0
eri	 	range error Enable halt on memory field range error	035xx1
dfi	_	Disable halt on floating-point	035 <i>xx</i> 2
efi		Enable halt on floating-point error	035 xx 3

Instruction 035 alters 2 status bits (bits 21 and 22) in the Background Port Status register depending on the value of the k designator in the instruction parcel.

Code generated	Location	Result	Operand	Comment
	1	10	20	35
035 xx 0	1	1		İ
035xx1	1		1	!
035xx2	 	ļ I		1
035 xx 3	I)	} 1]]	1

INSTRUCTIONS 036 - 037

Result	Operand	Description	Machine Instruction
vl		Copy (a _k) to vl	036xxk
	a _k	Executes the same as 036xxk	037xxk

Instruction 036 enters the low-order 6 bits of data from the ${\rm A}_{\pmb{k}}$ register into the VL register.

Code generated	Locat	ion Result	Operand	Comment
	1	10	20	35
036 xx k	1	1	 	!
037.xxk	1	1		
	j	i	i	i

INSTRUCTIONS 040 - 041

Result	Operand	 Description 	Machine Instruction
a _i a _i a _i	exp exp,p exp,p,p	Load a _i with a value Load a _i with a 16-bit value Load a _i with a 16-bit positive value	040ixx m _I 040ixx m _I 040ixx m _I
a _i a _i a _i	exp exp,p exp,p,m	\dot{L} oad a_i with a value \dot{L} Load a_i with a 16-bit value \dot{L} Load a_i with a 16-bit \dot{L} negative value	041ixx m ₁

Instructions 040 and 041 enter a 32-bit constant into the ${\bf A}_i$ register. The low-order 16 bits are read from the following parcel in the instruction queue.

The ${\rm A}_i$ exp instruction will map into either an 026, 027, 040, 041, or an 042 opcode. If all symbols within the expression have been previously defined within the currently enabled qualifier, CAL will map this instruction into the proper opcode with the fewest number of parcels into which the expression will fit. Otherwise, this instruction will be mapped into the 042 opcode.

CAL will map the A_i exp,P instruction into the 041 opcode if the expression is negative and has a relative attribute of absolute. Otherwise, this instruction will be mapped into the 040 opcode.

For instruction 040, the high-order 16 bits are zero-filled.

For instruction 041, the high-order 16 bits are set to ones.

Code generated	Location	Result	Operand	Comment
	1_1	10	20	35
	1	I		i
040 <i>i</i> xx	1	! !	i	i
040ixx		1	.1	1
040 <i>i</i> xx	1		1	!
	1	1	!	
041 <i>i</i> xx	1			1
041 <i>i</i> xx	ĺ	İ	1	
041 <i>i</i> xx	1	: [1	1

INSTRUCTIONS 042 - 043

Result	Operand	Description	Machine Instruction
a _i	exp exp,h	Load a _i with a value Load a _i with a 32-bit value Executes the same as 042 <i>ixx</i>	042ixx m ₁ m ₂ 042ixx m ₁ m ₂ 043ixx m ₁ m ₂

Instruction 042 loads the A_i register with a 32-bit constant read from the next 2 parcels in the instruction queue.

The ${\rm A}_i$ exp instruction will map into either an 026, 027, 040, 041, or 042 opcode. If all symbols within the expression have been previously defined within the currently enabled qualifier, CAL will map this instruction into the proper opcode with the fewest number of parcels into which the expression will fit. Otherwise, this instruction will be mapped into the 042 opcode.

Code generated	Location	Result	Operand	Comment
	1	10	20	35
042 <i>i</i> xx	1			
042 <i>i</i> xx	1		1	1
043 <i>i</i> xx	1		1	İ

Result	Operand	Description	Machine Instruction
a _i	 [exp]	Read from location exp in Local Memory to a _i	044 <i>i</i> xx m ₁

Instruction 044 enters the ${\rm A}_i$ register with the low-order 32 bits of a data word in Local Memory. The Local Memory address is obtained from the following parcel in the instruction queue.

If the expression has a relative attribute of relocatable, it must be relative to a Local Memory section.

Code generated	Locati	on Result	Operand	Comment
	1	10		35
	i			
044 <i>i</i> xx				

Result	Operand 	Description	Machine Instruction
[exp]	 ^a k 	Write $(a_{\hat{k}})$ to location exp in Local Memory	045xxk m ₁

Instruction 045 writes one 64-bit word in Local Memory. The Local Memory address is obtained from the following parcel in the instruction queue. The data word is obtained by sign extending the content of the ${\rm A}_k$ register through the high-order 32 bit positions of the 64-bit word.

If the expression has a relative attribute of relocatable, it must be relative to a Local Memory section.

Code generated	Location Result		Operand	Comment	
	1	10	120	35	
			i	i	
045xxk	1	!			
)	1	1	:1	

Res	ult	Operand	Description	Machine Instruction
a _i		[a _k]	Read from location \mathbf{a}_{k} in Local Memory to \mathbf{a}_{i}	046 <i>ixk</i>

Instruction 046 enters the ${\rm A}_i$ register with the low-order 32 bits of a data word in Local Memory. The Local Memory address is obtained from the ${\rm A}_k$ register.

Code generated	Location Result		Operand	Comment	
	1	10	20	35	
				Í	
046 <i>ixk</i>		1	Î	1	
	ļ		1	l .	

	Result	Operand	Description	Machine Instruction
	[a _k]	 ^a j	Write (a_j) to location a_k in Local Memory	047 <i>xjk</i>

Instruction 047 writes one 64-bit word in Local Memory. The Local Memory address is obtained from the \mathbf{A}_k register. The write data word is obtained by sign extending the content of the \mathbf{A}_j register through the high-order 32 bit positions of the 64-bit word.

Code generated	Location	Result	Operand	Comment
	1	10	20	35
0.47	1			
047 <i>xjk</i>	į		j	

INSTRUCTIONS 050 - 052

Result	 Operand 	Description 	Machine Instruction
s _i s _i s _i	exp exp,h exp,h,p	Load s _i with a value Load s _i with a 32-bit value Load s _i with a 32-bit positive value	050ixx m ₁ m ₂ 050ixx m ₁ m ₂ 050ixx m ₁ m ₂
s į	exp	Load si with a value	051 <i>i</i> xx m ₁ m ₂
$s_{m{i}}$	exp,h	Load s_i with a 32-bit value	$051ixx m_1 m_2$
s _i	exp,h,m	Load s _i with a 32-bit negative value	051 <i>i</i> xx m ₁ m ₂
si	exp,1	Load s _i left side with a 32-bit value	052ixx m ₁ m ₂

The \mathbf{S}_i exp instruction will map into either a 050, 051, 052, 053, 116, or 117 opcode. If all the symbols within the expression have been previously defined within the currently enabled qualifier, CAL will map this instruction into the proper opcode with the fewest number of parcels into which the expression will fit. Otherwise, this instruction will be mapped into the 053 opcode.

CAL will map the S_i exp,H instruction into the 051 opcode if the expression is negative and has a relative attribute of absolute. Otherwise, this instruction will be mapped into the 050 opcode.

Instructions 050 through 052 load a 64-bit value into the S_i register.

Instruction 050 reads the low-order 32 bits from the next 2 parcels in the instruction queue. The high-order 32 bits are zero-filled.

Instruction 051 reads the low-order 32 bits from the next 2 parcels in the instruction queue. The high-order 32 bits are filled with ones.

Instruction 052 reads the high-order 32 bits of a constant from the next 2 parcels in the instruction queue. The low-order 32 bits are zero-filled.

Code generated	Location	Result	Operand	Comment
	11	10	20	35
	1	İ		i
050 <i>ixx</i>	i	İ	İ	i
050 <i>i</i> xx	1			1
050ixx	1	1	1	!
	1			1
051 <i>i</i> xx				
051 <i>i</i> xx	1			1
051 <i>i</i> xx	1	l		1
			į	i
052 <i>i</i> xx				1
0022				

Result	Operand 	 Description 	Machine Instruction
s _i	exp	Load s _i with a value	053 <i>ixx</i> m ₁ m ₂ m ₃ m ₄
s _i	exp,f 	Load s $_i$ with a 64-bit value	m ₁ m ₂ m ₃ m ₄ m ₁ m ₂ m ₃ m ₄

The ${\rm S}_i$ exp instruction will map into either an 050, 051, 052, 053, 116, or a 117 opcode. If all the symbols within the expression have been previously defined within the currently enabled qualifier, CAL will map this instruction into the proper opcode with the fewest number of parcels into which the expression will fit. Otherwise, this instruction will be mapped into the 053 opcode.

Instruction 053 loads the \mathbf{S}_i register with a 64-bit constant read from the following 4 parcels in the instruction queue.

				Comment
	11	10	20	35
	1	ŀ		1
053 <i>i</i> xx				
053 <i>i</i> xx			1	1

Result	Operand	Description	Machine Instruction
s _i	[exp]	Read from location exp in Local Memory	054 <i>ixx m₁</i>

Instruction 054 enters the \mathbf{S}_i register with a 64-bit data word from the Local Memory. The Local Memory address is obtained from the following parcel in the instruction queue.

If the expression has a relative attribute of relocatable, it must be relative to a Local Memory section.

Code generated	Location		Operand	Comment
	1	10	20	35
054 <i>i</i> xx			1	1
OSTINA			1	1

Result	Operand	Description	Machine Instruction
[exp]	s _j	Write (s _j) to location exp in Local Memory	055 <i>xjx m_I</i>

Instruction 055 writes one 64-bit word into the Local Memory. The Local Memory address is obtained from the following parcel in the instruction queue. The 64-bit word is obtained from the \mathbf{S}_j register.

If the expression has a relative attribute of relocatable, it must be relative to a Local Memory section.

Code generated	Location Result		Operand	Comment
	11	110	20	35
	i		ĺ	1
055xjx	j	j	i	İ

Result	 Operand 	Description 	Machine Instruction
 s _i 	 [a _k] 	Read from location (a _k) in Local Memory	

Instruction 056 enters the S $_i$ register with a 64-bit data word from Local Memory. The Local Memory address is obtained from the A $_k$ register.

Code generated	Location Result		Operand	Comment
		[10	120	35
	1	1	1	
056 <i>ixk</i>	1	1		}

Result	 Operand 	Description	 Machine Instruction
 [a _k] 	 s _i 	Write (s_i) to location (a_k) in Local Memory	

Instruction 057 stores one 64-bit word in Local Memory. The Local Memory address is obtained from the ${\bf A}_{k}$ register. The 64-bit word is obtained from the ${\bf S}_{\hat{I}}$ register.

Code generated	Locati	on Result	Operand	Comment
	1	10	- [20	<u> </u>
			1	
057 <i>ixk</i>	İ	1		ĺ

Result	Operand	Description	Machine Instruction
si	(aj,ak)	Read from Common Memory location $(a_j)+(a_k)$ to s_i	060 <i>ijk</i>

Instruction 060 reads one 64-bit word from Common Memory and enters it in the \mathbf{S}_i register. The relative Common Memory location is determined by adding the content of register \mathbf{A}_j to the content of register \mathbf{A}_k .

Code generated	Loca	tion Result	Operand	Comment
	11		20	35
	j		1	1
060 <i>ijk</i>	1			
	Ì	i	1	1

Result	Operand	Description	Machine Instruction
(a _j ,a _k)	 s _i 	Write (s_i) to Common Memory at location $(a_j)+(a_k)$	061 <i>ijk</i>

Instruction 061 stores one 64-bit word into Common Memory from the S_i register. The relative Common Memory location is determined by adding the content of register A_j to the content of register A_k .

Code generated	Location Result		Operand	Comment	
	1	10	20	J 35	
061 i i i		l L			
061 <i>ijk</i>	i	1	i	1	

Result	Operand	Description	Machine Instruction
s _i	 (a _k) 	Read from Common Memory at location (a_k) to s_i	062 <i>ixk</i>

Instruction 062 reads one 64-bit word from Common Memory and enters it in the $\mathbf{S}_{\dot{I}}$ register. The relative Common Memory location is obtained from the $\mathbf{A}_{\dot{k}}$ register.

Code generated	Location Result		Operand	Comment	
	11	110	20	35	
062 <i>ixk</i>	l l		1	İ	
0021XK	ĺ	1			

Result	Operand	Description	Machine Instruction
(a _k)	 s _i	Write (s_i) to Common Memory at location (a_k)	063 <i>ixk</i>

Instruction 063 writes one 64-bit word in the Common Memory. The relative Common Memory location is obtained from the ${\bf A}_k$ register. The 64-bit word is obtained from the ${\bf S}_i$ register.

Code generated	Location Result		Operand	Comment
	1	10	20	135
063 <i>ixk</i>	! 	! !	1	

Result	Operand	Description	Machine Instruction
s _i	 (ak,exp) 	Read from Common Memory at location (a_k) +exp to s_i	064ixk m ₁ m ₂

Instruction 064 reads one 64-bit word from Common Memory and enters it in the \mathbf{S}_i register. The relative Common Memory location is determined by adding the content of register \mathbf{A}_k to a 32-bit constant from the next 2 parcels in the instruction queue.

If the expression has a relative attribute of relocatable, it must be relative to a Common Memory section.

Code generated	Location	Result	Operand	Comment
	1	10	20	135
			1	
064 <i>ixk</i>	1	i t		1
		}	İ	

Result	Operand	 Description 	Machine Instruction
(ak,exp)		Write (s_i) to Common Memory at location (a_k) + exp	065 <i>ixk m₁ m₂</i>

Instruction 065 writes one 64-bit word into Common Memory. The relative Common Memory location is determined by adding the content of the ${\bf A}_k$ register to a 32-bit constant from the next 2 parcels in the instruction queue. The 64-bit word is obtained from the ${\bf S}_i$ register.

If the expression has a relative attribute of relocatable, it must be relative to a Common Memory section.

Code generated	Locat	ion Result	Operand	Comment
	11	110	20	135
065 <i>ixk</i>	İ	i		į
	l	l		Ì

Result	Operand	Description	Machine Instruction
s _i	(exp)		066ixx m ₁ m ₂

Instruction 066 reads one 64-bit word from Common Memory and enters it in the \mathbf{S}_i register. The relative memory location is obtained from the next 2 parcels in the instruction queue.

If the expression has a relative attribute of relocatable, it must be relative to a Common Memory section.

Code generated	Location	Result	Operand	Comment
	11	10	120	35
		1	1	i
066 <i>ixx</i>		l •	1	1
	1			1

Result	Operand	Description	Machine Instruction
(exp)	s _i	Write (s _i) to Common Memory at location exp	067ixx m ₁ m ₂

Instruction 067 writes one 64-bit word in the Common Memory. The relative Common Memory location is obtained from the next 2 parcels in the instruction queue. The data word is obtained from the \mathbf{S}_i register.

If the expression has a relative attribute of relocatable, it must be relative to a Common Memory section.

Code generated	Location	Result	Operand	Comment
	1	10	20	135
			1	1
067 <i>i</i> xx		1		1
				I

Result	Operand	Description	Machine Instruction
v _i	(a _j ,a _k)	Read from Common Memory location (a_j) incremented by (a_k) to v_i	070 <i>ijk</i>

Instruction 070 reads a vector stream of 64-bit words from Common Memory and enters it into the $\rm V_{\it i}$ register. The content of the VL register determines the length of the stream.

The first address for the Common Memory reference is formed by adding the content of the A_j register to the Background Processor base address. The following addresses for the Common Memory reference are separated by constant increments or decrements (strides). The stride is read from register A_k . A_k may contain positive, zero, or negative values.

Code generated	Location	Result	Operand	Comment
	1	10	120	135
070 <i>ijk</i>	i		1	j
3	· ·	1	1	j

Result	Operand	Description	Machine Instruction
(a _j ,a _k)	 v _i 	Write (v_i) to Common Memory location (a_j) incremented by (a_k)	071 <i>ijk</i>

Instruction 071 writes a vector stream of 64-bit words from the \mathbf{V}_i register into Common Memory. The content of the VL register determines the length of the stream.

The first address for the Common Memory reference is formed by adding the content of the A_j register to the Background Processor base address. The following addresses for the Common Memory reference are separated by constant increments. The increment is read from register A_k .

Code generated	Locati	on Result	Operand	Comment
	1	110	20	35
071 <i>ijk</i>		ļ.		
0,113.1				

Result	Operand	Description	Machine Instruction
v _i	 (a _k ,v _j) 	Gather from Common Memory locations $(a_k) + (v_j)$ to v_i	072 <i>ijk</i>

Instruction 072 reads a vector stream of 64-bit words from Common Memory into the ${\rm V}_i$ register. The content of the VL register determines the length of the stream.

The relative Common Memory location is computed separately for each element of the vector. The content of the \mathbf{A}_{k} register is read at the beginning of instruction execution and held in the Common Memory port. The content of the \mathbf{V}_{j} register is then streamed to the Common Memory port. The high-order 32 bits of this data are discarded. The low-order 32 bits are used as components in the address calculation.

The first address for the Common Memory reference is formed by adding the first element of V_j data to A_k data and the Background Processor base address. The following addresses for the Common Memory reference are formed by adding the following elements of V_j data to the A_k data and the Background Processor base address.

Code generated	Location	on Result	Operand	Comment
	1	10	20	35
Control of the Contro	-			
072 <i>ijk</i>	i	i	İ	

Result	Operand	Description	Machine Instruction
(a _k ,v _j)	 v _i 	Scatter (v_i) to Common Memory locations $(a_k)+(v_j)$	 073 <i>ijk</i>

Instruction 073 stores a vector stream of 64-bit words into Common Memory from the $\rm V_{\it i}$ register. The content of the VL register determines the length of the stream.

The relative Common Memory location is computed separately for each element of this vector stream. The content of the \mathbf{A}_k register is read at the beginning of instruction execution and held in the Common Memory port. The content of the \mathbf{V}_j register is then streamed to the Common Memory port. The high-order 32 bits of this data stream are discarded. The low-order 32 bits are used as components in the address calculation.

The first address for the Common Memory reference is formed by adding the first element of V_j data to A_k data and the Background Processor base address. The following addresses for the Common Memory reference are formed by adding the following elements of V_j data to the A_k data and the Background Processor base address.

Code generated	Location	Result	Operand	Comment
	1	10	20	135
073 <i>ijk</i>	i		1	
			i	

Result	Operand	Description	-Machine Instruction
v _i	 _{[a_k] }	Read from Local Memory location (a_k) to v_i	074ixk

Instruction 074 reads a stream of 64-bit words from Local Memory at consecutive locations. The initial Local Memory address is obtained from the ${\bf A}_{k}$ register. The data stream is entered into the ${\bf V}_{i}$ register. The content of the VL register determines the length of the stream.

Code generated	Location	Result	Operand	Comment
	1	10	20	35
	İ	I		
074 <i>ixk</i>	İ	İ	İ	i

Result	Operand	Description	Machine Instruction
[a _k]	 _{vi} 	Write (v_i) to Local Memory location (a_k)	075 <i>ixk</i>

Instruction 075 stores a vector stream of 64-bit words into Local Memory at consecutive locations. The initial Local Memory address is obtained from the \mathbf{A}_k register. The \mathbf{V}_i register contains the data stream, and the content of the VL register determines the length of the stream.

Code generated	Location	Result	Operand	Comment
	1	10	120	35
075 <i>ixk</i>	1	1		1
				İ

INSTRUCTIONS 076 - 077

Result	Operand	Description	Machine Instruction
pass pass	exp	Pass Pass Executes same as 076xxx	076xxx 076ijk 077xxx

Instructions 076 and 077 issue without functional activity.

Example:

HR-2000

Code generated	Location	Result	Operand	Comment
	1	10	20	35
076	! 	! 		l l
076xxx 076 <i>ijk</i>	1	i	i	
	Ì	Ì		İ
077xxx		1	1	1

INSTRUCTIONS 100 - 103

Result	Operand	 Description 	Machine Instruction
s _i	sj&sk	Logical product of (s _j) and	100 <i>ijk</i>
s _i	#s _k &s _j	(s_k) to s_i Logical product of (s_j) and (s_k) to s_i	101 <i>ijk</i>
s _i	sj\sk	Logical difference of (s_j) and	102 <i>ijk</i>
s _i	 sj!sk 	$ (s_k) $ to s_i $ Logical sum of (s_j) and (s_k) to s_i$	 103 <i>ijk</i>
l s _i	l ^S j	S register copy $(j=k)$	103 <i>ijj</i>

Instructions 100 through 103 perform scalar logical operations. The operands are obtained from registers \mathbf{S}_j and \mathbf{S}_k , and the result is returned to register \mathbf{S}_i .

Instructions 100 and 101 read two 64-bit scalar operands and form the bit-by-bit logical product. Instruction 101 complements the \mathbf{S}_k data before the logical product is formed.

Instruction 102 reads two 64-bit scalar operands and forms the bit-by-bit logical difference.

Instruction 103 reads two 64-bit scalar operands and forms the bit-by-bit logical sum.

Code generated	Location	Result	Operand	Comment
	<u> </u>	10	<u> </u>	135
100 <i>ijk</i>		 	 	
101 <i>ijk</i>	1	. 	: ! .	·
102 <i>ijk</i>	į	 		
103 <i>ijk</i> 103 <i>ijj</i>		 		

INSTRUCTIONS 104 - 105

Operand	Description	Machine Instruction
 s _j +s _k	Integer sum of $(s_j)+(s_k)$	104 <i>ijk</i>
$ s_j-s_k $		105 <i>ijk</i>
	 {sj+sk}	$ s{j} \leq s_{j} \leq s_{j} + s_{k} $ $ s_{j} \leq s_{j} + s_{k} $ $ to s_{j} \leq s_{j} + s_{k} $ $ to s_{j} \leq s_{j} + s_{k} $ $ s_{j} + s_{k} + s_{k} $ $ s_{j} + s_{k} + s_{k} $ $ s_{j} + s_{k} + s_{k} $ $ s_{j} + s_{k} + s_{k} $ $ s_{j} + s_{k} + s_{k} $ $ s_{j} + s_{k} + s_{k} $ $ s_{j} + s_{k} + s_{k} $ $ s_{j} + s_{k} + s_{k} + s_{k} $ $ s_{j} + s_{k$

Instructions 104 and 105 perform integer arithmetic. The operands are obtained from registers \mathbf{S}_j and \mathbf{S}_k , and the result is returned to register \mathbf{S}_i .

Instruction 104 reads two 64-bit scalar operands and forms the integer sum.

Instruction 105 reads two 64-bit scalar operands and forms the integer difference.

Code generated	Locat:	ion Result	Operand	Comment
	1		20	135
 104 <i>ijk</i>	1			1
 105 <i>ijk</i>	1		1	

INSTRUCTIONS 106 - 107

	Result	Operand	Description	Machine Instruction
	sį	ps _j	Population count of (sj)	106 <i>ij</i> 0
1	sį	$ qs_j $	to s_i Population count parity of (s_j) to s_i	106 <i>ij</i> 1
ı	$s_{\it i}$	$ zs_j $	Leading zero count of (s _j) to s _i	107 <i>ij</i> x
1				

Instruction 106ij0 reads a 64-bit operand from the S_j register and forms a count of the number of 1 bits in the operand. This count is delivered as a positive integer to the S_j register.

Instruction 106ij1 counts the number of bits set to 1 in the S_j register. Then the low-order bit, showing the odd/even state of the result, is transferred to the low-order bit position of the S_i register. The high-order 63 bits are cleared. The actual population count is not transferred.

Instruction 107 reads a 64-bit operand from the S_j register and forms a count of the number of leading zeros in the operand. The operand is considered a field of 64 individual bits in this operation. The resulting count can have the values 0 through 64. The result is delivered to the S_j register as a positive integer.

Code generated	Location Result	Operand	Comment
	1 10	20	35
 106 <i>ij</i> 0 106 <i>ij</i> 1 			
1 107 <i>ij</i> x	1	1	Í

INSTRUCTIONS 110 - 111

Result	Operand	Description	Machine Instruction
si	ls _i <exp< td=""><td> Shift (s_i) left $exp=64-jk$</td><td> 110<i>ijk</i></td></exp<>	Shift (s _i) left $exp=64-jk$	110 <i>ijk</i>
s_i	s _i >exp	places to s_i Shift (s_i) right $exp=jk$ places to s_i	 111 <i>ijk</i>

Instructions 110 and 111 shift 64-bit values in an S register by an amount specified by jk.

Instruction 110 reads a 64-bit operand from the \mathbf{S}_i register, shifts the data to the left, and returns it to the \mathbf{S}_i register. The number of bit positions in the shift count is a constant from the instruction parcel. This constant has a value 64 minus the low-order 6 bits in the parcel. The range of this constant is 1 through 64.

The data is shifted left in an open-ended manner. That is, zero bits are inserted from the right as bits shift off to the left. A shift count of 64 results in a word of all zeros.

Instruction 111 reads a 64-bit operand from the S_i register, shifts the data to the right, and returns it to the S_i register. The number of bit positions in the shift count is a constant from the instruction parcel. This constant has a value equal to the low-order 6 bits in the parcel. The range of this constant is 0 through 63.

The data is shifted right in an open-ended manner. That is, zero bits are inserted from the left as bits shift off to the right.

Code generated	Locatio	n Result	Operand	Comment
	1	10	20	4 35
110 <i>ijk</i>	1			1
_{111<i>ijk</i>}	1	İ	1	i
	1	1	1	1

INSTRUCTIONS 112 - 113

Result	Operand	Description	Machine Instruction
sį	s _i ,s _j <a<sub>k</a<sub>	Shift $(s_i \text{ and } s_j)$ left (a_k) places to s_i	112 <i>ijk</i>
sį		Shift $(s_i \text{ and } s_j)$ right (a_k) places to s_i	113 <i>ijk</i>

Instructions 112 and 113 shift 128-bit values formed from two S registers. The data is shifted in an open-ended manner. That is, as bits shift off one end of the register, zeros are inserted in the other end.

Instruction 112 reads two 64-bit operands from registers S_i and S_j . The data is concatenated in a 128-bit field with the low-order bit of S_i next to the high-order bit of S_j data.

Instruction 113 reads two 64-bit operands from registers S_i and S_j . The data is concatenated in a 128-bit field with the low-order bit of S_i next to the high-order bit of S_i data.

The result field is taken from the 64-bit window corresponding to the original S_i data. The shift count is read from the A_k register. The A register content is treated as a 32-bit positive integer. Shift counts greater than or equal to 128 result in a zero data field; a shift count of 64 results in the S_j data; and a shift count of 0 results in the original S_i data.

Code generated	Location	Result	Operand	Comment
	1	10	20	35
 112 <i>ijk</i>	1	 	1	1
113 <i>ijk</i>		! 	1	İ

Result	Operand	Description	Machine Instruction
si	Vm	Transmit (vm) to s_i	114 <i>i</i> xx

Instruction 114 reads the 64-bit mask from the VM register and enters it into the \mathbf{S}_{i} register.

Code generated	Location	Result	Operand	Comment
	1	10	, 20	35
114 <i>i</i> x x	Į.			

Result	Operand	Description	Machine Instruction
sį	rt 	Transmit real-time count to s_i	115 <i>ixx</i>

Instruction 115 reads the 64-bit real-time clock and enters the count into the \mathbf{S}_{i} register.

Code generated	Location	Result	Operand	Comment
	11	10	20	135
<u>,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,</u>		1		
115 <i>i</i> x x	1			
	İ	1	i	i

INSTRUCTIONS 116 - 117

Result	Operand	Description	Machine Instruction
c :	 exp	 Load s; with a value	 116 <i>ijk</i>
s _i s _i	exp,s	Load s_i with a 6-bit value	116 <i>ijk</i>
s_i	exp,s,p	Load s _i with a 6-bit positive value	116 <i>ijk</i>
s_{i}	exp	Load s; with a value	117 <i>ijk</i>
$\mathbf{s}_{i}^{\mathbf{r}}$	exp,s	Load s; with a 6-bit value	117 <i>ijk</i>
sį	exp,s,m	Load s_i^2 with a 6-bit positive negative value	117 <i>ijk</i>

The S_i exp instruction will map into either a 050, 051, 052, 053, 116, or 117 opcode. If all the symbols within the expression have been previously defined within the currently enabled qualifier, CAL will map this instruction into the proper opcode with the fewest number of parcels into which the expression will fit. Otherwise, this instruction will be mapped into the 053 opcode.

CAL will map the S_i exp,S instruction into the 117 opcode if the expression is negative and has a relative attribute of absolute. Otherwise, this instruction will be mapped into the 116 opcode.

Instructions 116 and 117 form a 64-bit word from the jk data in the instruction parcel. The low-order 6 bits are copied from the instruction parcel. The result is delivered to the \mathbf{S}_i register.

For instruction 116, the high-order bits are zeros.

For instruction 117, the high-order bits are ones.

Code generated	Location	Result	Operand	Comment
	<u> 1</u>	10	20	35
	1		1	
116 <i>ijk</i>		!	<u> </u>	1
116 <i>ijk</i>				
116 <i>ijk</i>				
	1	1	İ	ı
117 <i>ijk</i>	i	, 	1	i
117 <i>i j k</i>		! •		
117 <i>ijk</i>			ł	1
IIIIJA		j		

INSTRUCTIONS 120 - 121

Result	Operand	Description	Machine Instruction
l s _i		Floating-point sum of $ (s_j) $ and (s_k) to s_i	120 <i>ijk</i>
s _i	$ s_{j}^{-fs} $	Floating-point difference of (s_j) and (s_k) to s_i	121 <i>ijk</i>
1	1	1. 3	

Instructions 120 and 121 perform floating-point arithmetic operations.

Instruction 120 forms the 64-bit floating-point sum of two 64-bit floating-point operands read from registers \mathbf{S}_j and \mathbf{S}_k . The result is delivered to the \mathbf{S}_i register.

Instruction 121 forms the 64-bit floating-point difference of two 64-bit floating-point operands. The minuend is read from the \mathbf{S}_j register and the subtrahend from the \mathbf{S}_k register. The result is delivered to the \mathbf{S}_i register.

Special case treatment of instructions 120 and 121 is described under Floating-point Add unit in the Background Processor section of this manual.

Code generated	Loca	tion Result	Operand	Comment
	1	10	20	35
120 <i>ijk</i>	1	-	1	Ì
1	l	†	1	
121 <i>ijk</i> 	1	J	1	1

INSTRUCTIONS 122 - 123

Operand	Description	Machine Instruction
fix,s _k	Convert (s _k) from floating-point to integer and enter into s;	122ixk
flt,s _k	Convert (s_k) from integer to floating-point and enter into s_i	123ixk
	fix,sk	fix, s_k Convert (s_k) from floating-point to integer and enter into s_i flt, s_k Convert (s_k) from integer to

Instructions 122 and 123 perform conversions between floating-point and integer (fixed-point) formats.

Instruction 122 reads a floating-point operand from the \mathbf{S}_k register and delivers an integer result to the \mathbf{S}_i register. The conversion from floating-point to integer is accomplished by adding the operand to a constant in the Floating-point Add unit. The result is then sign extended to form a 64-bit integer.

Instruction 123 reads an integer operand from the \mathbf{S}_k register and delivers a floating-point result to the \mathbf{S}_i register. The conversion from integer to floating-point is accomplished by adding the operand to a constant in the Floating-point Add unit.

Special case treatment of instructions 122 and 123 is described under Floating-point Add unit in the Background Processor section of this manual.

Code generated	Location Result		Operand	Comment 35
	1 10	20		
122 <i>ixk</i>] 		
123 <i>ixk</i>				

INSTRUCTIONS 124 - 125

Result	Operand	Description	Machine Instruction
s _i	 _{sj} *fs _k 	Floating-point product of (s_j) and (s_k) to s_i Executes same as $124ijk$	124 <i>ijk</i> 125 <i>ijk</i>

Instruction 124 forms the 64-bit floating-point product of two 64-bit floating-point operands. The operands are read from registers \mathbf{S}_i and \mathbf{S}_k . The result is delivered to the \mathbf{S}_i register.

Special case treatment of instruction 124 is described under Floating-point Multiply unit in the Background Processor section of this manual.

Code generated	Location	Result	Operand	Comment
	11	10	120	35
124 <i>ijk</i>		<u> </u>	1	
	1			
125 <i>ijk</i>		-	1	1
	1	1	İ	

INSTRUCTIONS 126 - 127

Result	Operand	Description	Machine Instruction
sį	sj*isk	Reciprocal iteration of $(2-(s_i)*(s_k))$ to s_i	126 <i>ijk</i>
$s_{ extbf{\emph{i}}}$	sj*qs _k	Reciprocal square root iteration of $[3-(s_i)*(s_k)]/2$ to s_i	127 <i>ijk</i>

Instruction 126 forms the 64-bit floating-point quantity used in the reciprocal iteration algorithm. The operands are read from registers S_i and S_k . The result is delivered to the S_i register.

Instruction 127 forms a floating-point quantity used in the reciprocal square root iteration algorithm. The operands are read from registers S_j and S_k . The result is delivered to the S_j register.

See the description of Floating-point Multiply unit in the Background Processor section of this manual for details of this sequence.

CAUTION

Instruction 126 should be used only with the reciprocal approximation instruction (132), and instruction 127 should be used only with the reciprocal square root approximation instruction (133).

Code generated	Locat	ion Result	Operand	Comment
	1	10	20	35
126 <i>ijk</i>		1	1	
 127 <i>ijk</i>	1	1	I	1
	1	1		1

INSTRUCTIONS 130 - 131

Result	Operand	Description	Machine Instruction
s _i	a _k	Transmit (a _k) to s _i with no sign extension	130 <i>ixk</i>
s _i 	+a _k 	Transmit (a_k) to s_i with sign extension	131 <i>ixk</i>

Instructions 130 and 131 read a 32-bit operand from the ${\rm A}_k$ register and transmit it to the ${\rm S}_{\dot{I}}$ register.

Instruction 130 zero fills the high-order 32 bits, creating a 64-bit result.

Instruction 131 fills the high-order 32 bits with copies of bit 2^{31} , creating a 64-bit result.

Code generated	Locat	ion Result	Operand	Comment
Larrie de la companya	1	110	20	35
 130 <i>ixk</i>			1	Î
131 <i>ixk</i>			 	1
1 1311XK	1	İ ,	i	1

INSTRUCTIONS 132 - 133

Result	Operand	Description	Machine Instruction
si	$\int_{ hs_j }$	Floating-point reciprocal approximation of (s _i) to s _i	132 <i>ij</i> x
s _i	*qsj 	Floating-point reciprocal square root approximation of (s _j)	133 <i>ij</i> x

Instruction 132 forms a floating-point first approximation to the reciprocal of a floating-point operand. The operand is read from the S_i register, and the result is delivered to the S_i register.

Instruction 133 forms a floating-point first approximation to the reciprocal square root of a floating-point operand. The operand is read from the \mathbf{S}_j register, and the result is delivered to the \mathbf{S}_i register.

See the description of Floating-point Multiply unit in the Background Processor section of this manual for details of the sequence.

Code generated	Location	Result	Operand	Comment
	11	10	20	135
132 <i>ijx</i>	1	 	 	
133 <i>ij</i> x	1		1	1
1331/X	1			1

INSTRUCTIONS 134 - 137

Result	Operand	Description	Machine Instruction
		Pass Pass Pass Pass	134xxx 135xxx 136xxx 137xxx

Instructions 134 through 137 issue without functional activity.

Code generated	Location	Result	Operand	Comment
	1	10	120	35
134xxx	1	 		1
135жжж		1	!	1
136xxx		! 	1	1
 137xxx	1		1	!

INSTRUCTIONS 140 and 141

Result	Operand	Description	Machine Instruction
vi	sj&vk	Logical products of (s_j) and (v_k) to v_i	140 <i>ijk</i>
v_i	vj&vk	Logical products of (v_j) and (v_k) to v_i	141 <i>ijk</i>

Instruction 140 reads a stream of vector elements from the \mathbf{V}_k register, processes the data in the vector logical unit, and delivers a stream of result elements to register \mathbf{V}_i . Data is read from the \mathbf{S}_j register and is held in the vector logical unit during the streaming operation.

Instruction 141 reads two sets of vector elements, processes them in the vector logical unit and delivers result elements to register \mathbf{V}_i . The source streams are from the \mathbf{V}_i and \mathbf{V}_k registers.

For both instructions, the VL register determines the number of operations performed. Each element of the vector is processed independent of the other elements in the stream. A bit-by-bit logical product is formed between the two source operands. The resulting 64 logical products are then delivered as one element to the destination stream.

Code generated	Location	Result	Operand	Comment	
	1	10	20	135	
140 <i>ijk</i>	İ	1	1	1	
141 <i>ijk</i>	İ	1	1		

INSTRUCTIONS 142 and 143

Result	Operand	Description	Machine Instruction
l v _i	s _j \v _k	Logical differences of (s_j) and (v_k) to v_i	142 <i>ijk</i>
v _i	v _j \v _k 	Logical differences of (v_j) and (v_k) to v_i	143 <i>ijk</i>

Instruction 142 reads a stream of vector elements from register \mathbf{V}_k , processes the data in the vector logical unit, and delivers a stream of result elements to the \mathbf{V}_i register. Data is read from the \mathbf{S}_j register and is held in the vector logical unit during the streaming operation.

Instruction 143 reads two streams of vector elements, processes them in the vector logical unit, and delivers a stream of result elements to register V_i . The source streams are from registers V_j and V_k .

For both instructions, the VL register determines the length of the operation. Each element of the vector stream is processed independent of the other elements in the stream. A bit-by-bit logical difference is formed between the two source operands. The resulting 64 logical differences are delivered as one element to the destination stream.

Code generated	Locat	ion Result	Operand	Comment
	11	10	120	J35
142 <i>ijk</i>				
143 <i>ijk</i>		1	1	Ì
3	i	1	1	1

INSTRUCTIONS 144 and 145

Result	Operand	Description	Machine Instruction
l v _i	$ s_j!v_k $	Logical sums of (s_j) and (v_k) to v_i	144 <i>ijk</i>
v_i	$ v_j!v_k $	Logical sums of (v_j)	145 <i>ijk</i>
l v _i	$ \mathbf{v}_{j} $	and (v_k) to v_i v register copy $(j=k)$	145 <i>ijj</i>

Instruction 144 reads a stream of vector elements from register \mathbf{V}_{k} , processes the data in the Vector Logical unit, and delivers a stream of result elements to the \mathbf{V}_{i} register. Data is read from the \mathbf{S}_{j} register and is held in the Vector Logical unit during the streaming operation.

Instruction 145 reads two streams of vector elements, processes them in the Vector Logical unit, and delivers a stream of result elements to register V_i . The source streams are from registers V_j and V_k .

For both instructions, the VL register determines the length of the operation. Each element of the vector stream is processed independent of the other elements in the stream. A bit-by-bit logical sum is formed between the two source operands. The resulting 64 logical sums are delivered as one element to the destination stream.

Code generated	Location	Result	Operand	Comment
	1	10	20	J 35
144 <i>ijk</i>	1	 		<u> </u>
145 <i>ijk</i> 145 <i>ijj</i>		1	1	1

Result	Operand	Description	Machine Instruction
l v _i	 s _j !v _k &vm 	Transmit (s_j) if vm bit=1; (v_k) if vm bit=0 to v_i	146 <i>ijk</i>

Instruction 146 reads a stream of vector elements in sequence from the \mathbf{V}_{k} register, processes the data in the Vector Logical unit, and delivers a stream of result elements to the \mathbf{V}_{i} register. Data is read from the \mathbf{S}_{j} register and is held in the Vector Logical unit during the streaming operation. The content of the VL register determines the length of the vector stream.

The VM register works as a control mechanism to select either the S register data or the vector element data as each element arrives at the Vector Logical functional unit. A bit of VM register data is associated with each element. The high-order bit of VM data is associated with the first vector element. The following bits of VM register data correspond with the following vector elements. The S register data is selected as a result element if the VM register contains a 1 in the designated element position. The \mathbf{V}_{k} register element is selected as a result element if the VM register contains a 0 in the designated element position.

Code generated	Location Result		Operand	Comment
	1	10	20	35
146:37	1		ĺ	j
146 <i>ijk</i>	1	J	1	ĺ

Result	Operand	Description	Machine Instruction
v _i	 v _j !v _k &vm 	Transmit (v_j) if vm bit=1; (v_k) if vm bit=0 to v_i	147 <i>ijk</i>

Instruction 147 reads two streams of vector elements, processes them in the Vector Logical unit, and delivers a stream of result elements to the V_i register. The source streams are from registers V_j and V_k . The content of the VL register determines the length of each vector stream.

The VM register works as a control mechanism to select either the V_j data or the V_k data as each element pair arrive at the Vector Logical unit. A bit of VM register data is associated with each element. The high-order bit of VM data is associated with the first vector element. The following bits of VM register data correspond with the following vector elements. The V_j data is selected as a result element if the VM register contains a 1 in the designated element position. The V_k register element is selected as a result element if the VM register contains a 0 in the designated element position.

Code generated	Location Result		Operand	Comment
	11	110	20	<u> </u>
	ĺ	1	į	ĺ
147 <i>ijk</i>	Ì	İ	j	4

INSTRUCTIONS 150 and 151

Result	Operand	Description	Machine Instruction
v_i	vj ^{<a< sup="">k</a<>}	Shift (v_j) left (a_k) bits with zero fill, results to v_i	150 <i>ijk</i>
v _i	^v j>ak	Shift (v_j) right (a_k) bits with zero fill, results to v_i	151 <i>ijk</i>

Instructions 150 and 151 read a stream of vector elements in sequence from the \mathbf{V}_j register, process the data in the Vector Integer unit, and deliver a stream of result elements to the \mathbf{V}_i register. Data is read from the \mathbf{A}_k register and is held in the Vector Integer unit during the streaming operation. The content of the VL register determines the length of the vector stream.

Instruction 150 shifts data to the left and instruction 151 shifts data to the right. Each element of the vector stream is processed independent of the other elements in the stream. Each element is shifted by the number of bit positions indicated by the \mathbf{A}_k register value. Zero bits are inserted as bits shift off.

The content of the A_k register is treated as a 32-bit positive integer. Shift counts equal to or greater than 64 cause a zero data field.

Code generated	Locati	on Result	Operand	Comment
		10	20	35
150 <i>ijk</i>	1	ĺ		
151 <i>ijk</i>		1		1

INSTRUCTIONS 152 and 153

Result	Operand	Description	Machine Instruction
vi	$ v_j,v_j ^{a_k}$	Double shift (v_j) left (a_k) places to V_i	152 <i>ijk</i>
v _i	$ v_{j},v_{j}\rangle a_{k}$	Double shift (v_j) right (a_k) places to v_i	153 <i>ijk</i>

Instructions 152 and 153 process the elements of data from the V_j register in pairs for this sequence. Each element is concatenated with the following element and the resulting 128-bit field is shifted by the number of bit positions in the A_k register data. A 64-bit field from the original element window is then delivered to the destination vector stream.

Instruction 152 shifts data to the left. The first element of V_j data is positioned in the high-order 64 bits of the 128-bit shift field. The second element of V_j data is positioned in the low-order 64 bits of the 128-bit shift field. The 128-bit field then shifts left by the amount of the shift count. A first result element is read from that portion of the 128-bit field originally occupied by the first element of data.

The second element of V_j data is then positioned in the higher portion of the 128-bit shift field. The third element of V_j data is entered in the low-order 64 bits of the field. This 128-bit field is then shifted left by the amount of the shift count. A second result element is read from the high-order 64 bits of the 128-bit field originally occupied by the second element of data.

This process continues until the last element of data is entered in the high-order 64 bits of the 128-bit shift field. A zero field is entered in the low-order 64 bits. This 128-bit field is then shifted left by the amount of the shift count. The last result element is read from the upper portion of the shift field.

The ${\bf A}_{k}$ register content is treated as a 32-bit positive integer. Shift counts greater than 128 result in a zero data field. Zero bits are inserted at the right end of the 128-bit shift field as bits are shifted off to the left.

INSTRUCTIONS 152 and 153 (continued)

Instruction 153 shifts data to the right. The first element of V_j data is positioned in the low-order 64 bits of the 128-bit shift field. The high-order 64 bits of the 128-bit shift field is cleared. The 128-bit field then shifts to the right by the amount of the shift count. A first result element is read from the low-order 64 bits of the 128-bit field originally occupied by the first element of data.

The second element of V_j data is then positioned in the lower portion of the 128-bit shift field. The first element of V_j data is entered in the high-order 64 bits of the field. This 128-bit field is then shifted right by the amount of the shift count. A second result element is read from the low-order 64 bits of the 128-bit field originally occupied by the second element of data.

This process continues until the last element of data is entered in the low-order 64 bits of the 128-bit shift field. The preceding element is entered in the high-order 64 bits. This 128-bit field is then shifted right by the amount of the shift count. The last result element is read from the low-order 64 bits of the field.

The ${\bf A}_{k}$ register content is treated as a 32-bit positive integer. Shift counts greater than 128 result in a zero data field. O bits are inserted at the left end of the 128-bit shift field as bits are shifted off to the right.

Code generated	Locat	ion Result	Operand	Comment
	<u> </u>	<u> 10</u>	120	35
152 <i>ijk</i>	1	İ	1	İ
150447	1	1	! !	l I
153 <i>ijk</i>	1	l l	1	1

INSTRUCTION 154

Result	Operand	Description	Machine Instruction
v _i	sj*fvk	Floating-point product of (s_j) and (v_k) to v_i	154 <i>ijk</i>

Instruction 154 reads a stream of vector elements in sequence from the \mathbf{V}_{k} register, processes the data in the Floating-point Multiply unit, and delivers a stream of result elements to the \mathbf{V}_{i} register. Data is read from the \mathbf{S}_{j} register and is held in the Floating-point Multiply unit during the streaming operation. The content of the VL register determines the length of the vector stream.

Each element of the vector stream is processed independent of the other elements in the stream. The Floating-point Multiply unit forms the 64-bit floating-point product of the arriving vector element and the scalar operand held in the unit. The result element is delivered to the \mathbf{V}_i register. See the description of Floating-point Multiply unit for details and special case treatment.

Code generated	Locati	on Result	Operand	Comment
	11	110	120	135
154 <i>ijk</i>	1			1

INSTRUCTION 155

Res	ult	Operand	Description	Machine Instruction
v _i		vj*f∨ _k	Floating-point product of (v_j) and (v_k) to v_i	155 <i>ijk</i>

Instruction 155 reads two streams of vector elements, processes them in the Floating-point Multiply unit, and delivers a result stream to the \mathbf{V}_i register. The source streams are from registers \mathbf{V}_j and \mathbf{V}_k . The VL register determines the length of each vector stream.

Each element of the vector stream is processed independent of the other elements in the stream. The Floating-point Multiply unit forms the 64-bit floating-point product of the arriving vector elements. The result element is delivered to the \mathbf{V}_i register. See the description of Floating-point Multiply unit in the Background Processor section of this manual for details and special case treatment.

Code generated	Location	Result	Operand	Comment
	1	10	120	35
				1
155 <i>ijk</i>	İ	1	1	1

INSTRUCTIONS 156 and 157

Result	Operand	Description	Machine Instruction
v_i	vj*ivk	Reciprocal iteration of $(2-(v_i)*(v_k))$ to v_i	156 <i>ijk</i>
v_i	vj*qvk	Reciprocal square root iteration of $[3-(v_j)*(v_k)]/2$ to v_i	157 <i>ijk</i>

Instructions 156 and 157 read two streams of vector elements, process them in the Floating-point Multiply unit, and deliver a result stream to the V_i register. The source streams are from registers V_j and V_k . The content of the VL register determines the length of each vector stream.

For instruction 156, the Floating-point Multiply unit forms a 64-bit floating-point quantity used in the reciprocal iteration algorithm from each pair of arriving vector elements.

For instruction 157, the Floating-point Multiply unit forms a 64-bit floating-point quantity used in the reciprocal square root iteration algorithm from each pair of arriving elements.

See the description of Floating-point Multiply unit in section 2 for details and special case treatment.

Code generated	Location	Result	Operand	Comment
		10	20	35
156 <i>ijk</i>	1	 		
157 <i>ijk</i>		 		

INSTRUCTIONS 160 and 161

Result	Operand	Description	Machine Instruction
v_{i}	$ ^{s}j^{+v}k$	Integer sums of (s_j) and (v_k) to v_i	160 <i>ijk</i>
v_i	$ v_j+v_k $	Integer sums of (v_j) and (v_k) to v_i	161 <i>ijk</i>

Instruction 160 reads a stream of vector elements from the \mathbf{V}_k register, processes the data in the Vector Integer unit, and delivers a stream of result elements to the \mathbf{V}_i register. Data is read from the \mathbf{S}_j register and is held in the Vector Integer unit during the streaming operation.

Instruction 161 reads two streams of vector elements, processes them in the Vector Integer unit, and delivers a stream of result elements to the V_i register. The source streams are from registers V_j and V_k .

For both instructions, the VL register determines the length of the vector stream. Each element of the vector stream is processed independent of the other elements in the stream. The Vector Integer unit forms the integer sum of the two operands. The result is delivered as one element of the destination stream.

Code generated	Location	Result	Operand	Comment
	11	10	120	35
160 <i>ijk</i>]	! 		1
161 <i>ijk</i>				

INSTRUCTIONS 162 and 163

Result	Operand	Description	Machine Instruction
v _i	sj-vk vj-vk	Integer differences of (s_j) and (v_k) to v_i Integer differences of (v_j) and (v_k) to v_i	162 <i>ijk</i> 163 <i>ijk</i>

Instruction 162 reads a stream of vector elements from \mathbf{V}_k register, processes the data in the Vector Integer unit, and delivers a stream of result elements to the \mathbf{V}_i register. Data is read from the \mathbf{S}_j register and is held in the Vector Integer unit during the streaming operation.

Instruction 163 reads two streams of vector elements, processes them in the Vector Integer unit, and delivers a stream of result elements to the \mathbf{V}_i register. The source streams are from registers \mathbf{V}_i and \mathbf{V}_k .

For both instructions, the VL register determines the length of the vector stream. Each element of the vector stream is processed independent of the other elements in the stream. The Vector Integer unit forms the integer difference of the two operands. The result is delivered as one element of the destination stream.

Code generated	Location	Result	Operand	Comment
	11	10	120	35
 162 <i>ijk</i>		 		
 163 <i>ijk</i>		! 	1	

INSTRUCTIONS 164 - 165

Result	Operand	Description	Machine Instruction
v _i	P ^v j ^{qv} j	Population counts of (v_j) to v_i Population count parity of (v_j) to v_i	164 <i>ij</i> 0 164 <i>ij</i> 1
v _i	l _{zvj}	Leading zero count of (v_j) to v_i	165 <i>ij</i> x

Instruction 164 reads a stream of vector elements in sequence from the \mathbf{V}_{j} register, processes the data in the Vector Integer unit, and delivers a stream of result elements to the \mathbf{V}_{i} register. The content of the VL register determines the length of the vector stream.

Each element of the vector stream is processed independent of the other elements in the stream. The Vector Integer unit counts the number of one bits in each vector element and delivers the count as a positive integer to the result stream.

Instruction 164ij0 counts the number of bits set to 1 in each element of V_j and enters the results into corresponding elements of V_i . The results are entered into the low-order 7 bits of each V_i element; the remaining high-order bits of each V_i element are zeroed.

Instruction 164ij1 counts the number of bits set to 1 in each element of V_j . The least significant bit of each result shows whether the result is an odd or even number. Only the least significant bit of each result is transferred to the least significant bit position of the corresponding element of register V_j . The remainder of the result is set to zeroes. The actual population count results are not transferred.

Instruction 165ijx reads a stream of vector elements in sequence from the V_j register, processes the data in the Vector Integer unit, and delivers a stream of result elements to the V_i register. The content of the VL register determines the length of the vector stream.

Each element of the vector stream is processed independent of the other elements in the stream. The Vector Integer unit counts the number of leading zeros in each element. The element is considered as a field of 64 individual bits in this operation. This count is delivered as a positive integer to the result stream.

INSTRUCTIONS 164 - 165

Code generated	Location	Result	Operand	Comment
	1	l 10	120	<u> 135</u>
164 <i>ij</i> 0			1	
164 <i>ij</i> 1			į	į
165 <i>ijx</i>		ria .	1	
	ĺ			Ì

INSTRUCTIONS 166 - 167

Result	Operand	Description	Machine Instruction
vi	/hv _k	Floating-point reciprocal approximations of (v_k) to v_i	166 <i>ixk</i>
v _i 	*qv _k 	Floating-point reciprocal square root approximations of (v_k) to v_i	167 <i>ixk</i>

Instruction 166 and 167 read a stream of vector elements in sequence from the \mathbf{V}_{k} register, process the data in the Floating-point Multiply unit, and deliver a stream of result elements to the \mathbf{V}_{i} register. The content of the VL register determines the length of the vector stream. See the description of the Floating-point Multiply unit in section 2 for details of this sequence.

For instruction 166, the Floating-point Multiply unit forms a floating-point quantity which is a first approximation to the reciprocal of the arriving vector element.

For instruction 167, the Floating-point Multiply unit forms a floating-point quantity which is a first approximation to the reciprocal square root of the arriving vector element.

Code generated	Location	Result	Operand	Comment
	1	110	20	135
166 <i>ixk</i>		1 !	!	
 167 <i>ixk</i>	1	1		1
1	1	1	Í	

INSTRUCTIONS 170 - 171

Result	Operand	Description	Machine Instruction
v _i	$ s_{j}+fv_{k} $	Floating-point sum of (s_j) and (v_k) to v_j	170 <i>ijk</i>
l v _i	$ v_{j}^{+fv_{k}} $	Floating-point sum of (v_j) and (v_k) to v_i	171 <i>ijk</i>

Instruction 170 reads a stream of vector elements in sequence from the \mathbf{V}_{k} register, processes the data in the Floating-point Add unit, and delivers a stream of result elements to the \mathbf{V}_{i} register. Data is read from the \mathbf{S}_{j} register and is held in the Floating-point Add unit during the streaming operation.

Instruction 171 reads two streams of vector elements, processes them in the Floating-point Add unit, and delivers a result stream to the V_i register. The source streams are from registers V_i and V_k .

For both instructions, the content of the VL register determines the length of the vector stream. Each element of the vector stream is processed independent of the other elements in the stream. The Floating-point Add unit forms the 64-bit floating-point sum of the two operands. The result is delivered to register \mathbf{V}_i . See the description of Floating-point Add unit for details and special case treatment.

Code generated	Location	Result	Operand	Comment
	1	10	120	135
 170 <i>ijk</i>	<u> </u>			i I
171 <i>ijk</i>	Ì	ĺ	İ	İ
1		1		

INSTRUCTIONS 172 - 173

Result	Operand	 Description 	Machine Instruction
v _i	s_{j} -fv $_k$	Floating-point difference of (s_i) and (v_k) to v_i	172 <i>ijk</i>
v _i	$ v_{j}^{-fv_{k}} $	Floating-point difference of (v_j) and (v_k) to v_i	173 <i>ijk</i>

Instruction 172 reads a stream of vector elements in sequence from the \mathbf{V}_k register, processes the data in the Floating-point Add unit, and delivers a stream of result elements to the \mathbf{V}_i register. Data is read from the \mathbf{S}_j register and is held in the Floating-point Add unit during the streaming operation.

Instruction 173 reads two streams of vector elements, processes them in the Floating-point Add unit, and delivers a result stream to the V_i register. The source streams are from registers V_j and V_k .

For both instructions, the content of the VL register determines the length of the vector stream. Each element of the vector stream is processed independent of the other elements in the stream. The Floating-point Add functional unit forms the 64-bit floating-point difference of the two operands. The result is delivered to register \mathbf{V}_i . See the description of Floating-point Add unit for details and special case treatment.

Code generated	Locatio	n Result	Operand	Comment
	1	10	20	<u> 35</u>
172 <i>ijk</i>	·	1		1
Truija	1		1	
173 <i>ijk</i>	1		1	1
	1			1

INSTRUCTIONS 174 - 175

Result	Operand	Description	Machine Instruction
v _i	fix,v _k	Integer form of floating-point (v_k) to v_i	174 <i>ixk</i>
v _i	flt,v _k	Floating-point form of integer (v_k) to v_i	175 <i>ixk</i>

Instructions 174 and 175 read a stream of vector elements in sequence from the \mathbf{V}_k register, process the data in the Floating-point Add unit, and deliver a stream of result elements to the \mathbf{V}_i register. The content of the VL register determines the length of the vector stream.

Instruction 174 performs the conversion from floating-point to integer format by adding the operand to a constant in the Floating-point Add unit. The result is sign extended to form a 64-bit integer.

Instruction 175 performs the conversion from integer to floating-point format by adding the operand to a constant in the Floating-point Add unit. The result is delivered to the \mathbf{V}_i register.

See the description of Floating-point Add unit for details and special case treatment.

Code generated	Location	Result	Operand	Comment
	1	10	20	135
174 <i>i</i> xk		Í		
		1	1	
175 <i>ixk</i>	i	I	i	i

INSTRUCTIONS 176 - 177

Result	Operand	Description	Machine Instruction
v _i	ci,sj&s _k	Enter v_i with compressed iota s_j and s_k Executes same as $176ijk$	176 <i>ijk</i> 177xxx

Instruction 176 forms a vector from two scalar operands. The first scalar operand is a 64-bit mask from the \mathbf{S}_j register. The second scalar operand is a 32-bit vector stride from the \mathbf{S}_k register. The stride is taken from the low-order 32 bits of the \mathbf{S}_k register data.

The Vector Integer unit forms a 64-element iota vector from the stride. This is a vector whose first element has a zero value, and whose subsequent elements are spaced by the stride increment. The sequence of element values is then as follows.

 $0*S_k$, $1*S_k$, $2*S_k$, $3*S_k$, $4*S_k$, $5*S_k$, etc.

The two scalar operands are captured and held in the Vector Integer unit. The \mathbf{S}_{k} value is repeatedly added to the accumulated sum to form the iota vector. The 64-bit mask is shifted to the left 1 bit position per clock period. The Vector Integer unit then compresses the iota vector, using the mask data, and delivers the resulting vector to register \mathbf{V}_{i} .

An element of the iota vector is delivered to the result vector where there is a 1 bit in the mask. An element of the iota vector is skipped, and the position compressed, where there is a 0 bit in the mask. The resulting vector has the same number of elements as there were one bits in the mask.

The first mask bit tested is the high-order bit. Bits are then tested in order to the low-order bit. A zero test is made on the remaining mask bits to stop the sequence. Execution time is then variable depending on the mask content.

Code generated	Location	Result	Operand	Comment
	1	10	120	35
176 <i>ijk</i>				
177xxx			1	

4. COMMON MEMORY

Common Memory contains 256 million words of dynamic memory. The dynamic memory consists of 128 banks with 2 million words in each bank. Each 72-bit word consists of 64-data bits and 8 error correction bits.

Common Memory is organized into quadrants with 32 banks in each quadrant. Each memory quadrant has a data path to each of four Common Memory ports. A Background Processor and a foreground communication channel are connected to each Common Memory port. Total memory bandwidth is 64 gigabits per second. Total memory capacity is 17 gigabits.

The Foreground Processor, Background Processors, and disk controllers share Common Memory. Common Memory contains program code for the Background Processors, data for problem solution, and Foreground Processor system tables.

4.1 MEMORY ADDRESSING

A word in memory is addressed by 32 bits. The low-order 2 bits select the quadrants and the next 5 bits select the bank. Figure 4-1 illustrates the format of the memory address for Common Memory.




Figure 4-1. Memory Address for Common Memory

4.2 MEMORY ACCESS

The Background Processors are locked into a phased access time scheme with the memory quadrants through the Common Memory ports. Through its Common Memory port, a Background Processor can access any given quadrant but only in the processor's own phase time, that is, every fourth clock period (CP). If a Background Processor requests a quadrant out of its phase time, the request is delayed until the correct time.

For example, assume the Background Processors are A through D, and the quadrants are 0 through 3. Also assume processor A is locked into quadrant 0 at phase time 0. If processor A references quadrant 0 at phase time 1, it must wait until the next phase time 0 (CP 4) to have access to memory in that quadrant.

Memory banks in a quadrant share a data path to each Common Memory port. Because of the phased access time between the quadrants and the Common Memory ports, however, only one bank accesses the path in a given 4-CP time slot. Because two banks never compete for the same data path in the same time slot, each bank functionally has an independent path to each of the four Common Memory ports.

4.3 MEMORY CONFLICTS

To prevent memory conflicts, each memory bank has a Bank Busy flag. If the bank is busy, the quadrant sends a rejected signal to the requesting memory port. The requesting port retries the data.

4.4 MEMORY BACKUP

Memory backup occurs when too many memory references arrive at a single memory quadrant. Each Common Memory port has four quadrant buffers, one for each quadrant, each buffer can hold two memory references for its memory quadrant. Therefore, references can continue to the memory port when the reference is not in the proper phase time. When a quadrant buffer in a memory port is filled, and another reference to that quadrant is made, the memory port begins a backup procedure.

The memory port backup procedure stops instruction issue for the associated Background Processor if that processor is making a memory reference. Vector streams initiated in the Background Processor and associated with a Common Memory reference are held.

After all references have been submitted for retry, a stop issue is released allowing additional references to issue. A conflict during the retry process causes the backup procedure to begin again at the point the conflict occurred; which could be the original backup references or additional new references filling buffer positions that became empty during retry.

NOTE

A special timing problem exists for execution of Background Processor instruction 072 (the gather instruction). This instruction allows addresses in any sequence with respect to the low-order 2 bits, quadrant select. Without special treatment of this instruction, the data could arrive at the Vector Destination register out of order. Therefore, the hardware forces a maximum memory reference pattern of four references and 12 null references which averages to one reference every 4 clock periods.

4.5 MEMORY ERROR CORRECTION

A single error correction/double error detection (SECDED) network is used between the Background Processors and memory. SECDED assures that data written into memory is returned to the Background Processors with consistent precision.

Using SECDED, the single error alteration is automatically corrected if a single bit of a data word is altered before the data word is passed to the computer. If 2 bits of the same data word are altered, the double error is detected but not corrected. In either case, the Background Processors can be interrupted, depending on interrupt options selected, to allow processing of the error. For 3 or more bits in error, results are ambiguous.

The 8 check bits and the data word are stored in memory at the same location. When read from memory, the 64-bit matrix, illustrated in figure 4-2, is used to generate a new set of check bits, which are compared with the old check bits that were stored in memory. The resulting 8 comparison bits are called syndrome bits (S bits). The states of these S bits are symptomatic of any error that occurred (1 = no compare). If all syndrome bits are 0, no memory error is assumed.

The matrix is designed so that:

- . If all syndrome bits are 0, no error is assumed.
- . If only 1 syndrome bit is 1, the associated check bit is in error.
- . If more than 1 syndrome bit is 1 and the parity of all syndrome bits is odd, then a single correctable error is assumed to have occurred. The syndrome bits can be decoded to identify the bit in error.
- . If 3 or more memory bits are in error, the parity of all syndrome bits is odd and results are ambiguous.
- . If more than 1 syndrome bit is 1 and the parity of all syndrome bits SO through S7 is even, then a double error (or an even number of bit errors) occurred within the data bits or check bits.

					CH	IECK	ВҮТІ	Ē																		
		•	271	2 ⁷⁰	269	268	267	266	265	264	263	262	261	260	2 ⁵⁹	2.58	257	2 ⁵⁶	2.55	254	2.5.3	252	251	250	249	248
check	bi	t o								x									x	х	х	x	x	x	×	x
check	bi	t 1							x		×	×	x	x	×	×	х	×								
check	bi	it 2						x			x	×	x	х	×	×	x	x	×	×	x	x	x	x	x	×
check	bi	it 3					×				×	x	×	х	x	×	x	x	×	×	x	х	x	x	×	×
check	bi	it 4				×					x		x		х		x		x		x		x		x	
check	b	it 5			×						×	x			x	x			×	×			x	x		
check	bi	it 6		×							x	x	x	x					, х	x	×	×				
check	bi	it 7	x								x			x		×	×		×			ж.		×	x	
			247	24.6	245	244	243	242	241	240	239	238	237	236	235	234	233	232	231	2 ^{.30}	2.29	228	5 27	226	525	224
			x	×	×	×	×	×	×	x	×	×	×	×	×	×	×	×	×	-	×	4	x	2	×	2
			x	x	x	×	×	x	×	×	×	×	×	x	×	x	×	x	×	x	^		×	x	^	
			••	-		-7	-		-		×	x	x	x	x	x	×	x	×	×	х	×	^	*		
			x	×	x	x	x	x	x	×					-		•		x		••	×		x	х	
			x		x		x	7-	x		×		x		x		x								•••	
			x	x			x	x			x	×			x	x			×	х	×	x	x	x	×	x
			x	x	×	x					×	х	х	x					×	x	×	x	х	x	x	x
			×			×		x	×		x			×		x	×		. x	x	×	x	×	×	x	x
			223	222	221	20	219	218	217	216	215	214	213	512	21.1	510	29	o.8	2 ⁷	26	2 ⁵	24	23	2 ²	n.1	20
			x	4	x	2	.x	,4	x	2	x	2-	x	2	x	2	x	2-	_	2-	_	2.	_	2-		2."
			x	×	^		x	x			x	×	^		x	х	^		x x	×	x		x	x	x	
			x	x	x	x	^	^			x	×	x	x	^	^			x	x	x	x	^	^		
			x	^	^	×		x	x		x	^	^	x		×	×		x	^	^	x		×	×	
			x	x	ж	x	×	x	x	x	x	×	×	×	x	×	×	x	,^ x	x	x	x	x	x	x	×
				••					-	••	x	×	x	x	×	×	×	×	×	×	x	x	x	x	×	×
			x	x	x	×	×	x	×	x					••	••		••	×	x	x	x	×	×	×	×
			×	×	x	x	×	×	×	×	×	х	x	×	x	x	x	x	•		^	^	•	,^	^	^
											•	7.						-					127	0		

Figure 4-2. Error Correction Matrix

5. FOREGROUND SYSTEM

The CRAY-2 computer contains a foreground system to control and monitor system operations. The Foreground Processor contains the following:

- Four high-speed synchronous communication channels to interconnect the Background Processors, Foreground Processor, disk controllers, and Front-end Interfaces (FEIs)
- . Foreground channel ports
 - Four Common Memory ports to control data transfer between Common Memory and the Foreground Processor, disk storage units, and the FEI modules
 - Four Background Processor ports to allow the Foreground Processor to monitor and control the Background Processors
- . Up to 40 I/O devices can be attached
 - Disk controllers to control up to 36 disk storage units
 - Interfaces to connect the CRAY-2 mainframe to the 6 Mbyte per second channels or Network Systems Corporation (NSC) HYPERchannels
- . A Foreground Processor to supervise overall system activity and respond to requests for interaction among the system members
- . A maintenance control console to deadstart the CRAY-2 mainframe and monitor system operation

5.1 FOREGROUND COMMUNICATION CHANNELS

Four high-speed communication channels in the foreground system link the Common Memory, Background Processors, Foreground Processor, disk controllers, and FEIs. The Foreground Processor supervises the four channels. Data blocks are generally 512 Common Memory words.

Each channel accesses one Common Memory port and one Background Processor port. Each channel in the system can have up to four Front-end Interfaces. Disk controllers are generally divided equally among the channels. The disk controller configuration, however, can be adjusted for special system requirements.

A channel interconnects the Foreground Processor, disk controllers, FEI modules, a Background Processor port, and a Common Memory port in a continuous channel loop. A configuration of a single channel loop is shown in figure 5-1.




Figure 5-1. Channel Loop

1159

Each member of the loop is called a channel node. Each channel node receives data on the path during each clock period and transmits that data to the next node in the following clock period. Data can then move about the loop from any transmitting node to any receiving node.

5.2 FOREGROUND CHANNEL PORTS

Two independent sets of channel ports exist in the Foreground Processor: Common Memory ports and Background Processor ports. The Common Memory ports contain controls and status information for transfer of data to and from Common Memory. The Background Processor ports contain controls and status information used by the Foreground Processor to control the Background Processors.

5.2.1 COMMON MEMORY PORTS

The foreground system contains four Common Memory ports. One Common Memory port is associated with each of the four Background Processors. A foreground channel is associated with each of the Common Memory ports. The Foreground Processor makes Common Memory requests through the Common Memory port for those foreground devices on the same channel. Background

Processor Common Memory requests have priority over foreground system requests. There is one exception; the refresh has priority over the background operand references. The Common Memory port accepts requests according to the following priority scheme, from highest to lowest priority:

- 1. Background Processor operand references
- 2. Background Processor instruction references
- 3. Foreground channel transfer references

5.2.2 BACKGROUND PROCESSOR PORTS

Each Background Processor has a Background Processor port connecting it to one of the four channels in the foreground system. This port allows the Foreground Processor to control the operation of the Background Processor.

5.3 DISK STORAGE UNITS

The Foreground Processor spends considerable time transferring data between the disk storage units and Common Memory. The system has provision for 36 disk storage units. Control for these units is on an individual disk unit basis so that all 36 units can operate concurrently.

5.3.1 DISK SYSTEM ORGANIZATION

The disk storage units can be addressed as individual storage units, but problems arise with this approach: the data transfer rate for individual files, the rotational latency of the disk units, and the reliability of mechanical devices.

The disk storage system on the CRAY-2 computer has the option of operating in a synchronous mode with all disk units running in parallel in a lockstep mode. For this approach to be practical, the buffer size for individual disk references must be about 100,000 words.

A system configuration with 16 disk storage units can illustrate the synchronous mode of operation. The Foreground Processor is given a Disk address consisting of a pseudo-track number. This number is the cylinder and head group for a disk file with no flaws. A table look-up converts this pseudo-track into a physical track for each disk unit. All disk storage units are positioned in parallel.

The Foreground Processor reads angular position for each disk surface to determine the sector currently under the recording head. It then begins a data stream from Common Memory to disk surfaces, choosing the portion of the Common Memory buffer appropriate for the current angular position of each disk storage unit. Data to 15 of the disk storage units is directly from the Common Memory buffer. Data for the 16th disk storage unit is a logical difference data stream using the word-by-word data from the desired file. All 16 disk storage units write one track of data as the basic reservation unit.

On data readback, the 16th disk is read concurrently with the other 15 disks. If the fire code detectors indicate no data errors, the 16th disk data is discarded. If an error has occurred, it can be corrected without time loss in the data stream.

The overhead introduced by this arrangement is one disk storage unit for every 15 disks required. The following three benefits occur:

- . The data rate is 525 megabits per second instead of 35 megabits per second.
- . The disk storage unit rotational latency has gone to 1/2 of a sector time for Foreground Processor single disk I/O.
- . A disk storage unit can fail completely due to a head crash or motor failure with no loss of data or time.

A disk failure in this system can be corrected during system operation by removing the defective file and replacing it with another unit. The new unit can then be brought on line by running a background job that takes 2.5 minutes of disk system time to record the faulty unit data from the data on the other 15 files.

5.4 FRONT-END INTERFACE

The CRAY-2 mainframe is connected to a front-end computer system through an interface in the foreground system. The FEI can support a 6 Mbyte per second channel or an NSC HYPERchannel. Each channel loop can hold up to four interfaces.

Each interface contains a 512 64-bit word buffer. The data block can be of arbitrary word length up to this limit.

5.5 FOREGROUND PROCESSOR

The Foreground Processor supervises system operation by responding to Background Processor requests and sequencing Channel Communication signals. The user programs reside in the Common Memory in a protected area and are executed in Background Processors.

The Foreground Processor code is loaded at deadstart from a diskette at the maintenance control console. (The maintenance control console is described later in this section.) The code is firmware and is not altered during the operation of the system.

CAUTION

A Foreground Processor program code error is as fatal to system operation as a hardware failure.

The primary functions of the Foreground Processor program are real-time response to various signals from a variety of sources in the foreground system. As many as 50 simultaneous real-time sequences can be operating in an interleaved manner in the Foreground Processor. Many of these responses must be of the order of a microsecond or less.

The Foreground Processor contains the following sections:

- . Instruction Memory
- . Local Data Memory
- . Arithmetic functions
- . Real-time clock
- . Error checking
- . Instruction issue mechanism
- . Instruction set

The Foreground Processor performs arithmetic functions on 32-bit integers. The following functions are performed.

- . Add
- . Subtract
- . Shift left, open ended
- . Shift right, open ended
- . Logical product
- . Logical difference
- . Logical sum

A detailed description of the Foreground Processor and its functional units is beyond the scope of this manual. The Foreground Processor is transparent to the user of the CRAY-2 Computer System.

5.6 MAINTENANCE CONTROL CONSOLE

The maintenance control console is used to deadstart the system and to exchange data with the Foreground Processor. Instructions for execution in the Foreground Processor are loaded into the Foreground Instruction Memory at deadstart from a diskette at the maintenance control console. This memory is a Read-only Memory during system operation. Data for supervision of the system is maintained in Common Memory and is moved to the Foreground Processor Local Memory as required.

APPENDIX SECTION

A. SYMBOLIC MACHINE INSTRUCTIONS LISTED BY FUNCTIONALITY

A.1 SYMBOLIC NOTATION

This appendix lists the symbolic machine instructions by functionality. Instructions are described in the following functional categories:

- . Branch instructions
- . Pass instructions
- . Semaphore instructions
- . Register entry instructions
- . Inter-register transfer instructions
- . Memory transfer instructions
- . Integer arithmetic operation instructions
- . Floating-point arithmetic operation instructions
- . Logical operation instructions
- . Bit count instructions
- . Shift operation instructions

Instructions are listed in numerical order and explained in section 3 of this manual. The octal machine code may be used to cross-reference instructions in this appendix to their descriptions in section 3. For descriptions of functional units, refer to section 2 of this manual.

	Register En	try Instruct	ions		,II	nteger Ar	ithmetic Ope	rations	
a _i	ехр	s ₁	ехр	a _i	aj+ak	aį	aj-ak	a ₁	aj*ak
aį	exp,s	s <u>i</u>	exp,s	Si	sj+sk	sī	sj-sk	-	
aı	exp,s,p	si	exp,s,p	v <u>i</u>	s _j +v _k	vī	sj~vk		
aį	exp,s,m	s _i	exp,s,m	v _i	v _j +v _k	v <u>i</u>	$v_1 - v_k$	V ₁	ci,s,&sk
a <u>ı</u>	exp,p	si	exp,h	-1		-1	· <i>j</i> · k	1 -4	or, of ask
			exp,h,p					· · · · · · · · · · · · · · · · · · ·	
a ₁	exp,p,p	Sį			,	Flooring i	Dodne Ononce	dana	
a ₁	exp,p,m	S ₁	exp,h,m			rioating i	Point Operat	ions	
a į	exp,h	si	exp,1						
		s ₁	exp,f						
				si	sj+fs _k	Sį	sj-fs _k	Si	sj*fs _k
				v <u>i</u>	sj+fv _k	Vi	sj-fv _k	V ₁	sj*£v _k
	Inter Regi	ster Transfe	ers	V <u>i</u>	vj+fvk	٧į	v_j -E v_k	V ₁	vj*£vk
	. 1		- 1						
a _i	s _j	si	a _k	si	s _j *is _k	S 1	fix,s _k	s _i	sj*qs _k
	-	. 51	+a _k	.v _i	vj*ivk	¥.	fix, v _k	V1	vj*qvk
s _i	sj	v _i	v, .	s _i	/hs,	s ₁	flt,s _k	si	*qs4
•	.,	•	,]	v <u>i</u>	/hvk	v ₁	flt,vk	v ₁	*qvk
a ₁	v1	vl	a _k	_					
si	vm.	vm	51		.,,,,				
si	rt		-		df1			efi	
	Bit Count	Instruction	15	 	'' .' . '	Logica	al Operation	s	
_				_	1	_	_ •_		
si	PS _j	v _i	pv _j	sį	sj&sk	s _i	sj!s _k	si	s _j ∖s _k
5 <u>1</u>	qs _j	v ₁	ďγ	νį	sj&v _k	v <u>ı</u>	sj!v _k	νį	sj\vk
51	zsj	v _i	zvj	V ₁	vj&vk	v ₁	$v_j!v_k$	v _i	vj\vk
			-	s _i	#s _k &s,			Vm.	v _k ,z
	Shift I	nstructions	i	-	~ 1			vm	v_k , n
			l	vi	s;!vk&vm			vm	V _k ,p
8 <u>1</u>	s ₁ <exp< td=""><td>si</td><td>s₁>exp</td><td>v_i</td><td>v;!vk&vm</td><td></td><td></td><td>Vm.</td><td>V_K,m</td></exp<>	si	s ₁ >exp	v _i	v;!vk&vm			Vm.	V _K ,m
v _i	vj <ak< td=""><td>v_i</td><td>$v_j > a_k$</td><td>·</td><td>-7</td><td></td><td></td><td>1</td><td>· K / ***</td></ak<>	v _i	$v_j > a_k$	·	-7			1	· K / ***
۹.		α.	,	Dae	ss Instructions			Semanhore	Instructions
s _i Vi	s ₁ ,s _j <a<sub>k v_j,v_j<a<sub>k</a<sub></a<sub>	s _i v _i	sj,sj>ak vj,vj>ak	ras	22 TUBELUCETOUS		I	semaphore.	matructions
-,1	י איינייני	•1	· 11.12.4K	pass	pass	exp		csm	ssm
	Memory	Transfers				Branch	Instruction	Ś	
a _i	[exp]	[exp]	a _k	jz	a _k ,exp			l jz	ė. ~~
	[a _k]	[ak]		at nt					s _j ,exp
a į			a _j		ak,exp			jn	sj,exp
51	[exp]	[exp]	sj	jp	a _k ,exp			ĴР	sj.exp
51	[a _k]	[a _k]	Sį	jm	a _k ,exp			jm	s <i>j.exp</i>
/1	[a _k]	[a _k]	V <u>1</u>					1 .	*
	(exp)	(exp)		jcs jss	exp exp			1 3	a _k
51			S ₁	Jas	ехр			r,a _i	a _k
i	(a _k)	(a _k)	s ₁					I	
31	(a _k ,exp)	(a _k ,exp)	si	j	ехр				
51	(aj,ak)	(a_j,a_k)	si						
v <u>i</u>	(aj,ak)	(a_j, a_k)	V ₁	err	1			exit	
V1	(a_k, v_j)	(a_k, v_j)	v ₁					exit	exp
	·····	 	- 1						

1342

A.2 BRANCH INSTRUCTIONS

A.2.1 CONDITIONAL BRANCHES

 Result 	 Operand 	 Description 	 Machine Instruction
 jz	 a _k ,exp	Branch if (a _k) is zero	 010 <i>xxk</i>
l jn	 a _k ,exp	 Branch if (a _k) is nonzero	 011xxk
l jp	 a _k ,exp	Branch if (a _k) is positive	 012xxk
l jm	a _k ,exp	 Branch if (a _k) is negative	 013xxk
l jz	s _j ,exp	 Branch if (s _j) is zero	 014 <i>xjx</i>
l jn	s _j ,exp	 Branch if (s _j) is nonzero	 015 <i>xj</i> x
jp	s _j ,exp	Branch if (s_j) is positive	 016 <i>xj</i> x
l jm	s _j ,exp	Branch if (s_j) is negative	 017 <i>xjx</i>
jcs 	exp	Jump to constant parcel if Semaphore clear; set Semaphore	 004xxx
 jss 	 exp	Jump to constant parcel if Semaphore is set; set Semaphore	 005xxx

A.2.2 UNCONDITIONAL JUMPS

 Result 	 Operand 	Description	 Machine Instruction
l j	 ехр 	Unconditional jump	 003xxx
r,a _i	a _k	Register jump to (a_k) with return address to a_i	002 <i>ixk</i>
 j 	a _k	Register jump to (a_k) , value is a_k erased	 002 <i>kxk</i>

A.2.3 EXITS

 Result 	 Operand 	Description	 Machine Instruction
err	 	Error exit	 00x000
 exit		Normal exit	 000x01
 exit 	 <i>exp</i>	Normal exit	

A.3 PASS INSTRUCTIONS

		Description	
Result	Operand		Machine
			Instruction
		Pass	
pass			076xxx
ı pass 	exp	Pass	 076 <i>ijk</i>

A.4 SEMAPHORE INSTRUCTIONS

Result	Operand Operand -	Description	 Machine Instruction
ssm		Set Semaphore	 006xxx
csm	 	Clear Semaphore	 007xxx

A.5 REGISTER ENTRY INSTRUCTIONS

A.5.1 ENTRIES INTO A REGISTERS

			<u> </u>
 Result 	Operand Operand	Description	 Machine Instruction
 a _i 	exp 	Load a _i with a value	026ijk or 027ijk or 040ijk or 041ijk or 042ijk†††
 a _i 	exp,s	Load a $_i$ with a 6-bit value	026 <i>ijk</i> † or 027 <i>ijk</i> †
 a _i 	 exp,s,p	Load a $_i$ with a 6-bit positive value	 026 <i>ijk</i> ††
 a _i 	 exp,s,m	Load a _i with a 6-bit negative value	 027 <i>ijk</i> ††
 a _i 	 exp,p 	Load a $_i$ with a 16-bit value	040 <i>i</i> xx [†] or 041 <i>i</i> xx [†]
 a _i 	 exp,p,p 	Load a _i with a 16-bit positive value	 040 <i>i</i> xx ^{††}
 a _i 	 exp,p,m 	Load a _i with a 16-bit negative value	 041 <i>i</i> xx ^{††}
 a _i	 ехр	Load a _i with a value	 042 <i>i</i> xx or
 a _i 	 exp,h 	Load a _i with a 32-bit value	 042 <i>i</i> xx [†] or

Forces one of two opcodes

^{††} Forces a single opcode ††† Forces one of five opcodes

A.5.2 ENTRIES INTO S REGISTERS

Result	Operand 	Description	Machine Instruction
 s _i 	 exp 	Load s _i with a value	050 <i>ixx</i> or 051 <i>ixx</i> or 052 <i>ixx</i> or 053 <i>ixx</i> or 116 <i>ijk</i> or 117 <i>ijk</i> ††
 s _i 	 exp,s 	Load s _i with a 6-bit value	 116 <i>ijk</i> † or 117 <i>ijk</i> †
 s _i 	 <i>exp,</i> s,p 	Load s _i with a 6-bit positive value	 116 <i>ijk</i> ††
s _i	 <i>exp,</i> s,m 	Load s _i with a 6-bit negative value	 117 <i>ijk</i> ††
 s _i 	exp,h	Load s_i with a 32-bit value	050 <i>ixx</i> † 051 <i>ixx</i> †
 s _i 	 <i>exp,</i> h,p	Load s $_i$ with a 32-bit positive value	 050 <i>ixx</i> ††
 s _i 	 <i>exp,</i> h,m	Load s $_{\hat{I}}$ with a 32-bit negative value	 051 <i>i</i> xx ^{††}
 s _i 	 exp,l	Load s $_i$ left side with a 32-bit value	 052 <i>i</i> xx [†]
 s _i 	 exp,f	Load s $_i$ with a 64-bit value	 053 <i>ixx</i> ††

[†] Forces one of two opcodes
†† Forces a single opcode
††† Forces one of six opcodes

A.6 INTER-REGISTER TRANSFER INSTRUCTIONS

Instructions in this group provide for transferring the contents of one register to another register. In some cases, the register contents can be complemented, converted to floating-point format, or sign extended as a function of the transfer.

A.6.1 TRANSFERS TO A REGISTERS

Result	Operand 	Description	Machine Instruction
 a _i	 s _j	Copy (s _j) to a _i	 024 <i>ij</i> x
 a _i 	 v1 	Copy (vl) to a _i	025 <i>ixx</i>

A.6.2 TRANSFERS TO S REGISTERS

Result	 Operand 	Description	Machine Instruction
s _i	 s _j	Copy (s $_j$) to s $_i$ (j = k)	 103 <i>ijj</i>
s _i	 a _k 	Copy (a_k) to s_i with no sign extension	130 <i>ixk</i>
 s _i	 +a _k 	Copy (a_k) to s_i with sign extension	131 <i>ixk</i>
 s _i	 vm	Copy (vm) to \mathbf{s}_i	114 <i>i</i> xx
 s _i 	rt rt	Copy real-time count to \mathbf{s}_i	115 <i>i</i> xx

A.6.3 TRANSFERS TO V REGISTERS

Result	Operand 	Description	Machine Instruction
 v _i 	 v _j 	Copy (v_j) to v_i $(j=k)$	145 <i>ijj</i>

A.6.4 TRANSFER TO VECTOR MASK REGISTER

The following syntax and its special form transmit the contents of register S_j to the VM register. The VM register is zeroed if the j designator is 0; the special form accommodates this case.

This instruction may be used in conjunction with the vector merge instructions where an operation is performed depending on the contents of the VM register.

Result	Operand	Description 	Machine Instruction
vm	 s _j 	 Copy (s _j) to vm	 034 <i>xjx</i>

A.6.5 TRANSFER TO VECTOR LENGTH REGISTER

The following syntax and its special form enters the low-order 7 bits of the contents of register ${\bf A}_{k}$ into the VL register.

The contents of the VL register determines the number of operations performed by a vector instruction. Since a Vector register has 64 elements, from 1 to 64 operations can be performed. The number of operations is (VL) modulo 64. A special case exists such that when (VL) modulo 64 is 0, then the number of operations performed is 64.

In this publication, a reference to register V_i implies operations involving the first n elements where n is the vector length unless a single element is explicitly noted as in the instructions $S_i \ V_j$, A_k and V_i , $A_k \ S_j$.

Result	Operand	Description	Machine Instruction
vl	 a _k 	Copy $(a_{m{k}})$ to vl	 036 <i>xxk</i>

Vector operations controlled by the contents of VL begin with element 0 of the Vector registers.

A.7 MEMORY TRANSFER INSTRUCTIONS

This category includes instructions that transfer data between registers and memory.

A.7.1 STORES

Several instructions store data from registers into memory.

Local Memory writes

Result	 Operand 	Description	 Machine Instruction
 [exp] 	 a _k 	Write (a _k) to location <i>exp</i> in Local Memory	 045xxk
 [a _k] 	l a _j	Write (a_j) to location a_k in Local Memory	 047 <i>xjk</i>
 [exp] 	s _j	Write (s _j) to location <i>exp</i> in Local Memory	 055 <i>xjx</i>
[a _k] 	s _i 	Write (s $_i$) to location a $_k$ in Local Memory	057 <i>ixk</i>
 [a _k] 	 v _i 	Write (v_i) to Local Memory location (a_k)	 075 <i>ixk</i>

Common Memory writes

Result	Operand 	Description	Machine Instruction
 (exp) 	 s _i 	Write (s _i) to Common Memory at location <i>exp</i>	 067 <i>i</i> xx
 (a _k) 	 s _i 	Write (s $_i$) to Common Memory at location (a $_k$)	 063 <i>ixk</i>
(a _k ,exp) 	 s _i 	Write (s_i) to Common Memory at location (a_k) + exp	 065 <i>ixk</i>
 (a _j ,a _k) 	 s _i 	Write (s_i) to Common Memory at location $(a_j)+(a_k)$	 061 <i>ijk</i>
 (a _j ,a _k) 	 v _i 	Write (v_i) to Common Memory location (a_j) incremented by (a_k)	 071 <i>ijk</i>
 (a _k ,v _j) 	Vî	Scatter (v_i) to Common Memory locations $(a_k)+(v_j)$	 073 <i>ijk</i>

A.7.2 LOADS

Several instructions can be used to load data from memory into registers.

Local Memory reads

Result 	Operand 	Description	Machine Instruction
 a _i 	 [ехр] 	Read from location exp in Local Memory to a_i	 044 <i>i</i> xx
 a _i 	 [a _k] 	Read from location to $a_{\pmb{k}}$ in Local Memory to $a_{\pmb{i}}$	 046 <i>ixk</i>
 s _i 	 [exp] 	Read from location exp in Local Memory to s_i	054 <i>ixx</i>
s _i 	 [a _k] 	Read from location to \mathbf{a}_k in Local Memory to \mathbf{s}_i	056 <i>ixk</i>
 v _i 	 [a _k] 	Read from Local Memory location (a_k) to v_i	074 <i>ixk</i>

Common Memory reads

Result 	Operand	Description	Machine Instruction
 s _i	 (ехр) 	Read from Common Memory location exp to s_i	 066 <i>ixx</i>
 s _i	 (a _k) 	Read from Common Memory at location (a_k) to s_i	 062 <i>ixk</i>
 s _i 	 (a _k ,exp) 	Read from Common Memory at location (a_k) +exp to s_i	 064 <i>ixk</i>
 s _i 	(a _j ,a _k)	Read from Common Memory location $(a_j)+(a_k)$ to s_i	 060 <i>ijk</i>
 v _i 	(a _j ,a _k) 	Read from Common Memory location (a_j) incremented by a_k	 070 <i>ijk</i>
 v _i 	(a _k ,v _j)	Gather from Common Memory locations $(a_k)+(v_j)$ to v_i	 072 <i>ijk</i>

Memory Range Error flags

Result	Operand	Description	Machine Instruction
 dri 		Disable halt on memory field range error	035xx0
eri 	 	Enable halt on memory field range error	035xx1

A.8 INTEGER ARITHMETIC OPERATION INSTRUCTIONS

Integer arithmetic operations obtain operands from registers and return results to registers. No direct memory references are allowed.

A.8.1 INTEGER SUMS

Result 	Operand Operand 	Description	Machine Instruction
 a _i 	 a _j +a _k	Integer sum of (a_j) and (a_k) to a_i	
s _i	s _j +s _k	Integer sum of (s_j) and (s_k) to s_i	104 <i>ijk</i>
v _i 	lsj+v _k l	Integer sums of (s_j) and (v_k) to v_i	160 <i>ijk</i>
 v _i 	 v _j +v _k	Integer sums of (v_j) and (v_k) to v_i	161 <i>ijk</i>

A.8.2 INTEGER DIFFERENCES

Result	Operand 	Description	Machine Instruction
 a _i 	a _j -a _k aj	Integer difference of (a_j) and (a_k) to a_i	 021 <i>ijk</i>
 s _i 	s _j -s _k	Integer difference of (s_j) and (s_k) to s_i	105 <i>ijk</i>
 v _i 	s _j -v _k	Integer differences of (s_j) and (v_k) to v_i	162 <i>ijk</i>
 v _i 	v _j -v _k	Integer differences of (v_j) and (v_k) to v_i	163 <i>ijk</i>

A.8.3 INTEGER PRODUCTS

Result	Operand	Description	Machine Instruction
		Integer product of (a_j) and (a_k) to a_i	
a _i	aj*ak		022 <i>ijk</i>

A.9 FLOATING-POINT ARITHMETIC INSTRUCTIONS

All floating-point arithmetic operations use registers as the source of operands and return results to registers.

A.9.1 FLOATING-POINT SUMS

Result 	 Operand 	Description	Machine Instruction
 s _i	 sj+fs _k	Floating-point sum of (s_j) and (s_k) to s_i	 120 <i>ijk</i>
v _i	s _j +fv _k	Floating-point sums of (s_j) and (v_k) to v_i	 170 <i>ijk</i>
 v _i 	 v _j +fv _k	Floating-point sums of (v_j) and (v_k) to v_i	 171 <i>ijk</i>

A.9.2 RECIPROCAL ITERATIONS

Result 	Operand 	Description	 Machine Instruction
 s _i 	 sj*isk 	Reciprocal iteration step, $2-(s_j)*(s_k)$ to s_i	 126 <i>ijk</i>
 v _i 	vj*iv _k	Reciprocal iteration step, $2-(v_j)*(v_k)$ to s_i	 156 <i>ijk</i>

A.9.3 RECIPROCAL APPROXIMATIONS

Result	Operand 	Description	Machine Instruction
 s _i	 /hs _j 	Floating-point reciprocal approximation of (s_j) to s_i	 132 <i>ij</i> x
 v _i 	 /hv _j	Floating-point reciprocal approximation of (v_k) to v_i	 166 <i>ixk</i>

A.9.4 FLOATING-POINT DIFFERENCES

Result	Operand Operand	Description	Machine Instruction
 s _i 	s _j -fs _k	Floating-point difference of (s_j) and (s_k) to s_i	 121 <i>ijk</i>
 v _i 	s _j -fv _k	Floating-point difference of (s_j) and (v_k) to v_i	 172 <i>ijk</i>
v _i 	v _j -fv _k 	Floating-point difference of (v_j) and (v_k) to v_i	173 <i>ijk</i>

A.9.5 INTEGER TO FLOATING-POINT CONVERSIONS

Result 	Operand Operand 	Description	Machine Instruction
 s _i 	 fix,s _k	Convert (s_k) from floating- point to integer and enter into s_i	 122 <i>i</i> xk
 v _i 		Integer form of floating-point (v_k) to v_i	 174 <i>ixk</i>

A.9.6 FLOATING-POINT TO INTEGER CONVERSIONS

Result	Operand	Description	Machine Instruction
sį		Convert (s_k) from integer to floating-point and enter into s_i	 123 <i>ixk</i>
v_i	flt,v _k	Floating-point form of integer (v $_{\pmb{k}}$) to v $_{\pmb{i}}$	 175 <i>ixk</i>

A.9.7 FLOATING-POINT PRODUCTS

Result	Operand Operand 	Description	Machine Instruction
sį	 sj*fs _k	Floating-point product of (s_j) and (s_k) to s_i	 124 <i>ijk</i>
v _i	sj*fv _k 	Floating-point products of (s_j) and (v_k) to v_i	154 <i>ijk</i>
v _i	vj*fv _k	Floating-point products of (v_j) and (v_k) to v_i	 155 <i>ijk</i>

A.9.8 SQUARE ROOT ITERATIONS

Result	Operand Operand 	Description	Machine Instruction
sį	s _j *qs _k s	Square root iteration of $[3-(s_j)*(s_k)]/2$ to s_i	 127 <i>ijk</i>
v _i	v _j *qv _k 	Square root iteration of $[3-(v_j)*(v_k)]/2$ to v_i	157 <i>ijk</i>

A.9.9 SQUARE ROOT APPROXIMATIONS

Result	Operand	Description	 Machine Instruction
sį	*qsj	Square root approximation of (s_j) to s_i	 133 <i>ij</i> x
 v _i	*qv _k	Square root approximation of (v_k) to v_i	 167 <i>ixk</i>

A.9.10 FLOATING-POINT ERRORS

Result	Operand 	Description	 Machine Instruction
dfi	 	Disable halt on floating-point error	 035xx2
efi		Enable halt on floating-point error	 035xx3

A.10 LOGICAL OPERATION INSTRUCTIONS

A.10.1 LOGICAL PRODUCTS

Result	Operand	Description	Machine Instruction
 s _i 	sj ^{&s} k	Logical product of (s_j) and (s_k) to s_i	 100 <i>ijk</i>
 s _i	#s _k &s _j	Logical product of (s_j) and complement of (s_k) to s_i	 101 <i>ijk</i>
 v _i 	sj&v _k 	Logical product of (s $_j$) and (v $_k$) to v $_i$	 140 <i>ijk</i>
v _i	∨j&∨ _k	Logical product of (v_j) and (v_k) to v_i	 41 <i>ijk</i>

A.10.2 LOGICAL SUMS

Result	Operand	Description	Machine Instruction
 s _i	 s _j !s _k	Logical sum of (s_j) and (s_k) to s_i	 103 <i>ijk</i>
v _i	$\begin{vmatrix} s_j!v_k \end{vmatrix}$	Logical sums of (s_j) and (v_k) to v_i	144 <i>ijk</i>
 v _i 	v _j !v _k	Logical sums of (v_j) and (v_k) to v_i	145 <i>ijk</i>

A.10.3 VECTOR STREAMING

Result 	Operand Operand 	Description	Machine Instruction
 v _i 	 s _j !v _k &vm 	Transmit (s_j) if vm bit=1; (v_k) if vm bit=0 to v_i	 146 <i>ijk</i>
 v _i 	 v _j !v _k &vm 	Transmit (v_j) if vm bit=1; (v_k) if vm bit=0 to v_i	147ijk

A.10.4 LOGICAL DIFFERENCES

Result	Operand Operand 	Description	Machine Instruction
 s _i 	 sj\s _k	Logical difference of (s_j) and (s_k) to s_i	 102 <i>ijk</i>
v _i 	s _j \v _k 	Logical difference of (s $_j$) and (v $_k$) to v $_i$	142 <i>ijk</i>
 v _i 	 vj\v _k	Logical difference of (v_j) and (v_k) to v_i	143 <i>ijk</i>

A.10.5 VECTOR MASK

Result -	Operand	Description	Machine Instruction
 vm 	 ∨ _k ,² 	Set vm from zero elements of (v_k)	 030 <i>xxk</i>
vm 	v _k ,n	Set vm from nonzero elements of (v_k)	031xxk
vm 	v _k ,p	Set vm from positive elements of (v_k)	032 <i>xxk</i>
vm 	v _k ,m	Set vm from negative elements of (v_k)	033 <i>xxk</i>

A.10.6 COMPRESSED IOTA

Result	Operand Operand	Description	Machine Instruction
 v _i 	 ci,sj&s _k 	Enter v_i with compressed iota (s_j) and (s_k)	

A.11 BIT COUNT INSTRUCTIONS

Result	Operand 	Description	Machine Instruction
 s _i 	 ps _j 	Population count of (s _j) to s _i	 106 <i>ij</i> 0
v _i	pv _j	Population count of (v_j) to v_i	 164 <i>ij</i> 0
s _i	qs _j	Population count of parity of (s_j) to s_i	 106 <i>ij</i> 1
v _i	qv _j	Population count of parity of (v_j) to v_i	 164 <i>ij</i> 1
s _i	zs _j	Leading zero count of (s $_j$) to s $_i$	 107 <i>ijx</i>
v _i 		Leading zero count of (v_j) to v_i	 165 <i>ijx</i>

A.12 SHIFT INSTRUCTIONS

A.12.1 LEFT SHIFTS

Result 	Operand Operand 	Description	Machine Instruction
 s _i 	 s _i <exp< td=""><td>Shift (s_j) left $exp=64-jk$ places to s_i</td><td> </td></exp<>	Shift (s_j) left $exp=64-jk$ places to s_i	
 v _i 	v _j <a<sub>k</a<sub>	Shift (v_j) left (a_k) bits with zero fill. Results to v_i	150 <i>ijk</i>
 s _i 	s _i ,s _j <a<sub>k s_i,s_j<a<sub>k </a<sub></a<sub>	Shift (s_i and s_j) left a_k places to s_i	112 <i>ijk</i>
 v _i 	 v _j ,v _j <a<sub>k</a<sub>	Double shift (v_j) left a_k places to v_i	 152 <i>ijk</i>

A.12.2 RIGHT SHIFTS

Result	Operand 	Description	Machine Instruction
 s _i 	 s _i >exp 	Shift (s $_i$) right $exp=jk$ places to s $_i$	 111 <i>ijk</i>
v _i	v _j >a _k	Shift (v_j) right (a_k) bits with zero fill. Results to v_i	151 <i>ijk</i>
l s _i	s _j ,s _i >a _k 	Shift (s $_j$ and s $_i$) right a $_k$ places to s $_i$	113 <i>ijk</i>
v _i 	 v _j ,v _j >a _k 	Double shift (v_j) right a_k places to v_i	153 <i>ijk</i>

READER COMMENT FORM

CRAY-2 Computer System Functional Description

HR-2000

Your comments help us to improve the quality and usefulness of our publications. Please use the space provided below to share with us your comments. When possible, please give specific page and paragraph references.

NAME		
JOB TITLE		**************************************
FIRM		
ADDRESS	ing pagaman managangan mengangan kenangan pagaman mengangan mengangan mengangan mengangan mengangan mengangan	





NO POSTAGE NECESSARY IF MAILED IN THE UNITED STATES

BUSINESS REPLY CARD

FIRST CLASS PERMIT NO 6184 ST PAUL, MN

POSTAGE WILL BE PAID BY ADDRESSEE



2520 Pilot Knob Road Suite 350 Mendota Heights, MN 55120 U.S.A.

FOLD

Attention: PUBLICATIONS

READER COMMENT FORM

CRAY-2 Computer System Functional Description

HR-2000

Your comments help us to improve the quality and usefulness of our publications. Please use the space provided below to share with us your comments. When possible, please give specific page and paragraph references.

NAME		
JOB TITLE	·	
FIRM		
ADDRESS		<u>,</u>
OTT/	CTATE	710





NO POSTAGE NECESSARY IF MAILED IN THE UNITED STATES

BUSINESS REPLY CARD

FIRST CLASS PERMIT NO 6184 ST PAUL, MN

POSTAGE WILL BE PAID BY ADDRESSEE



2520 Pilot Knob Road Suite 350 Mendota Heights, MN 55120 U.S.A.

FOLD

Attention: PUBLICATIONS

Introducing the CRAY-2 series of computer systems



The CRAY-2 series of computer systems sets the standard for the next generation of supercomputers. Each CRAY-2 model is characterized by a large common memory, two or four background processors, a 4.1-nanosecond clock cycle, and liquid immersion cooling. The CRAY-2 systems offer effective throughput up to twelve times that of the CRAY-1 supercomputer and run an operating system based on the increasingly popular UNIX operating system.

The distinctive CRAY-2 computer systems use the most advanced technologies available. The compact mainframe is immersed in a fluorocarbon liquid that dissipates the heat generated by the densely

packed electronic components. The logic and memory circuits are contained in compact eight-layer, three-dimensional modules. Both logic and memory circuits are constructed of high-density, high-speed silicon chips.

The original 256-million-word CRAY-2 computer system has been upgraded with a faster dynamic random-access memory (DRAM) chip. An even faster memory CRAY-2 model combines four processors with 128 million words of static random-access memory (SRAM). The faster chip cycle time and elimination of the need for refreshing memory improves typical throughput on this model by 15 to 25 percent over



comparable DRAM CRAY-2 systems. For users requiring less total throughput, two-processor CRAY-2 systems are available with 64 or 128 million words of SRAM common memory.


The CRAY-2 mainframe contains two or four independent background processors, each more powerful than a CRAY-1 supercomputer. Featuring a 4.1-nanosecond clock cycle time — faster than any other computer system available — each of these processors offers exceptional scalar and vector processing capabilities. The background processors can operate independently on separate jobs or concurrently on a single problem. The high-speed local memory integral to each background processor is available for temporary storage of vector and scalar data.

Common memory is one of the most important features of the CRAY-2 computer systems. It consists of up to 256 million 64-bit words, randomly accessible from any of the background processors and from any of the high-speed and common data channels. Common memory is arranged in 64 or 128 interleaved banks, divided evenly among four quadrants. All memory access is performed automatically by the hardware. Any user may use all or part of this memory. In conventional memory-limited computer systems, I/O wait times for large problems that use out-ofmemory storage run into hours. With the large common memory of the CRAY-2 systems, many of these problems can be handled in a fraction of the time.

Complementing and balancing CRAY-2 computing speeds are the DD-49 disk drives, high-density (1200-Mbyte) magnetic storage devices. The optional Cray Tape Controller (CTC) enables a CRAY-2 system to interconnect with one or more IBM 3480 Magnetic Tape Subsystems. In addition, hardware and software interface support allows CRAY-2 systems to be connected to a wide variety of front-end systems and external networks.

Control of network access equipment and the high-speed disk drives is integral to the CRAY-2 mainframe hardware. A single foreground processor coordinates the data flow between the system common memory and all external devices

Sample CRAY-2 four-processor system configuration



across high-speed I/O channels. The synchronous operation of the foreground processor with the background processors and the external devices provides a significant increase in data throughput.

To complement the CRAY-2 architecture, Cray Research has developed UNICOS, an interactive operating system based on AT&T's UNIX System V. UNICOS supports two automatic vectorizing Fortran compilers: CFT2, which is based on the field-proven Cray Research Fortran compiler (CFT); and CFT77, which represents the leading edge in compiler development. In addition, UNICOS supports C and Pascal compilers and a growing range of scientific and engineering applications on CRAY-2 systems.

The CRAY-2 series of computer systems represents a major advance in large-scale computing. The combination of two or four high-speed background processors, a high-speed local memory, a very large common memory, extremely powerful I/O, and a comprehensive software product offers unsurpassed and balanced performance for today's supercomputer users. The CRAY-2 computer systems...setting the standard for the next generation of supercomputers.




CRAY, CRAY-1, and UNICOS are registered trademarks and CFT, CFT2, CFT77, and CRAY-2 are trademarks of Cray Research, Inc. The UNICOS operating system is derived from the AT&T UNIX System V operating system. UNICOS is also based, in part, on the Fourth Berkeley Software Distribution under license from The Regents of the University of California. UNIX is a registered trademark of AT&T.

CCMP-4004C ©7/87 Cray Research, Inc.

Memory Addressing

There are 32 absolute address bits, but only 29 address lines are carried onto the backplane. Absolute address bits 0 through 2 select the memory section; bits 3 through 5 select the subsection; bits 6 through 9 select the bank; and bits 10 through 31 select the chip address. Figure 14 shows the four memory address fields. Table 6 lists memory addressing information for the 2 X 2, 4 X 4, and 8 X 8 systems. Refer again to Figure 8 through Figure 11 for the memory sections on each memory module.



NOTE: Subsection bits 4 and 5 are not used in a 2 X 2 system.

Figure 14. Memory Address Bits

Backplane Configuration	Memory Sections	Memory Module
2 X 2	0, 2, 4, 6 1, 3, 5, 7	0
4 X 4	0, 4 1, 5 2, 6 3, 7	0 1 2 3
8 X 8	0 1 2 3 4 5	0 1 2 3 4 5

Table 6. Memory Addressing

The memory addressing scheme uses a rotating priority through the 8 sections of memory with 2-section spacing between the slots. Each slot has highest priority to 1 memory section each CP. This is called the slot's *natural* priority. A natural slot priority that is not in use may be *borrowed* by another slot. A

borrowing priority exists for the three *non-natural* slots. I/O operations are unslotted and may use any available slot. I/O priority is configured from lowest to highest priority, depending on system requirements. All read and write requests to memory are handled on a slot basis. Ports A and B of CPU 0 share slot 0; ports A and B of CPU 1 share slot 1; ports A and B of CPU 2 share slot 2; and ports A and B of CPU 3 share slot 3, etc. Refer to the *CRAY J90 Series System Programmer Reference Manual*, Cray Research publication number CSM-0301-000, for more information on memory addressing.

Memory Paths

Each processor module has an independent path into each memory section. Figure 15 shows the central memory architecture. The 4 CPUs and the I/O on a processor module share these eight paths. Each of the eight paths is capable of sending one request to memory per CP and receiving read data from memory at the same rate. Each CPU can have overlapping references in different sections without restrictions. Simultaneous references from a processor module to the same section are not permitted because only one physical path into each memory section exists for requests and write data.

A rotating priority scheme gives the 4 CPUs on a processor module equal access to each section of memory. All memory references for a CPU are sent to each memory section in the proper order. However, no order is guaranteed for memory references between the various CPUs in the system. Each memory section buffers the requests as required by bank busy signals and requires activity from all CPUs in the system. A memory section guarantees order for a request from a single CPU but not for requests between CPUs.

Memory Ports

Each CPU has two ports: port A and port B. Each port has a specific function that is defined jointly by the read mode bits and the port bits in the exchange package. Ports A and B are both read and write ports, but they allow only one write operation to be active at a time. However, both ports may process read operations simultaneously. Also, a read operation may occur on one port while a write operation occurs on the other port, if the bidirectional mode bit (BDM) is set in the exchange package. A third port, port D, is used for I/O and instruction fetch operations.

8 3 <u>2</u> ;		- 1-1	J	·	(1-16) 14 Feb	· ,	·	(°/21							are
	\(\frac{\partial}{\partial}\)	مب	Sine to In	beech e. Vir	((() () () () () () () () ()		K. C. T. J.	,							future prices clude size and
	84	X-MP4(2£1) 15 16 gate	650 ps	8.5-9.0	16K×1 ECLBP	25 ns	Inmos Fujitsu, Motorola, Fairchild?	8 64 10S	2 2 4 8 8 8 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9	140 6.75 128 Mw	256K MOS dynamic (20 Gb	transrate) 4 low, 4 high,	X H G E L	2nd VJ.FU Yes	uffer memory) ind above, Does SSD.
	84	2 13.2 as x-MP	as X-MP Fairchild, Motorcla.	् । । । । ।	#1=1 256K MOS #1=64K MOS 16 static Local memory =4KxlECL	16K words #1=120 ns 55ns static	Inmos	256 #1=64 128 integral	8 1800 300-320	14 2.7 No		flexible	Gather/ Scatter Compress Iota	No (Foreground Processor)	and 118 store
	82	X-MP2 11.5 16 gate ECL (16 pin)	650 ps Fairchild, Motorola.		4kxl ECLBP 18 pin flat pack	30	Fujitsu, Motorola, Fairchild.	32 10s	3-5 420 115-120	173-180 140 6.75 8-32 Mw	64K MOS dynamic	4 low 2 high	600MB/4MBps600MB/4MBps	a.	two rame r, nor =2.5,
and the second s	82	1M 7.5 5/4 & gate	750 ps Fairchild, Motorola.	12.0	16Kx1 MOS static	55	Fujitsu	16 105	. 95 130-150 25	140 6.75 8-32 Mw	64K MOS dynamic	4 low, 2 high	6 OOMB / 4 MB p		ninimum 1000; ration ; very sined t
	80	15 13 5/4 & gate	850 ps Fairchild, Motorola,	12.5	4Kxl ECLBP 18 pin flat pack	35	Fairchild, Motorola, +Fujitsu	4 16 DCU3 or 10S	1 140-160 26	100/140 : 5.25-6.75 8-32 Mw	64K MOS dynamic	12 low, 2 high	600MB/4MBps		ximum memory, minimu o not included. b not included. only 1A and 1S 1000; only 1A and 1S voo; pbU, refrigeration; high=850Mbit; very in Bytes/sustained
	76	1A,B,C 8 5/4 & gate (ECL 16 pin	Fairchild, Motorola.	12.5	lkxl ECLBP 16 pin flat pack	35	Fairchild, Motorola.	1 16 . pcu 2,3	140-160 26	100 100 5.25 8-32 MW	64k MOS dynamic	12 low speed	600MB/4MBps		Price is for model with maximum memory, minimum in 83\$. Mass storage, SSD not included. Power for configuration as above. Size and weight mainframe only 1A and 1S 1000; weight for motor-generator, PDU, refrigeration Channel speeds: low=50Mbit; high=850Mbit; very Disc figures are: capacity in Bytes/sustained tor a four-processor Cray 2.
H		FEATURE/YEAR Price Guide (A) Logic Chips	Gate delay Maker Togic layers/	module adding (ns)	Memory chips	Access time (ns)	Maker	Max memory (Mw Max memory ba Mass storage	Performance Max MFLOPs LLL loops	Fower (KVA) (B) Size (C) Weight (tons) (C) SSD	•	Max # channels in mainframe	(U) Disc (E) New Instructions	soi	Notes A. Price is for in 83\$. Mass B. Power for con C. Size and weight for mo Channel speed E. For a four-pr
Roland		ر بر بر		() (i)	}				A 1000 1000 100 100 100 100 100 100 100	, (i	() () ()	-+-	(m)	•	•

CRAY - 2

SYSTEM OVERVIEW

Introduction

Larger Semiconductor Memory

Multiprocessors

Integrated Foreground Processor

Liquid Immersion Cooling

UNIX SYSTEM V PORT TO C-1 3/16/84

• UNIX O.S.

	Lines	%Changed	Language	
kernel	6000	5	C	
drivers	1500	100	C	
machine dependent	1800	100	CAL	
configuration	200	5	C	
monitor	1500	100	CAL	
definitions, tables	2800	5	C	

- UNIX libraries ported and tested, few changes
- UNIX utilities >80 of 200+ ported, few changes
- Features of System V not implemented
 - -shared memory (no hardware support)
 - -semaphores (not required yet, complex code)
 - -set terminal parameters
- Fortran compiler and object code execution not yet available
- C compiler not yet available

CRAY-2 Software Overview

UNIX Based Operating System

- March '83 decision for UNIX on CRAY-2
- June '83 System V Source obtained
- Sept. '83 UNIX Kernel demonstrated on CRAY-1

CFT FORTRAN Compiler

- Conversion from CRAY-1 CAL
- NFT Compiler to follow

'C' Compiler

- Based on Bell Labs CRAY-1 Compiler

CAL Assembler

- Based on CRAY-1 CAL syntax
- CAL being rewritten

Multitasking

- same FORTRAN interface as X-MP/COS

CRAY 2 UNIX† Enhancements

I/O Performance

Multiprocessing

Network Interface

† UNIX is a trademark of AT&T Bell Laboratories

CRAY-2 Track I/O

- zero latency; read/write next available sector
- managed by foreground processor, reduced interrupt count

Low System Overhead

- favorable timing of system calls versus COS

Device Overflow

- overflow within cluster: group of one or more drives
- single set of inodes within cluster with redundancy
- cluster is mountable, dismountable

Striping

- flexible striping with small number of disks, no additional checksums
- number of striped disks requested on open
- stripe swap file when possible

Partitioning

- a physical disk unit may be divided into partitions, each treated as a logical disk unit

Improved Buffering

- take advantage of UNIX system buffering
- track and sector size system buffer pool
- unbuffered "raw" I/O direct to user buffer or array

Allocation Improvements for Large Files

- track size allocation over 8 sectors
- attempt contiguous allocation
- bit map for available tracks
- free list for available sectors

Asynchronous System I/O Calls

- reada() and writea()

- system buffered and unbuffered "raw" I/O, selected on open call

- notification via status word and optional signal

- for performance and multi-tasking

Improved Recovery

- shadowing of directories, inodes, indirect blocks on a cluster

Multiprocessing Features

Multiprogramming

- independent processes on multiple CPUs
- scheduling for large memory with slow disks

Multithreaded UNIX kernel

- use semaphore flag reserved for kernel
- locks on shared tables, protected code sequences
- increase parallelism as needed for low overhead as number of CPUs increase

Multiprocessing Features

Multitasking

- FORTRAN library interface compatible with COS on XMP: locks, events, tasks
- supported by new tfork system call to assign additional logical processors
- multitasking library manages and schedules user tasks
- heap memory manager for dynamic user requests and task stack management
- I/O library to take advantage of asynchronous I/O calls and signals

Multiprocessing Features

Fork

- create related concurrent process
- executes a copy of parent's memory
- cft &

Pipes

- communication mechanism between two processes
- programmed as read/write with I/O redirection thru memory
- prep|crunch|post

Network Interface

NSC Hyperchannel†

- CRAY 2 Hardware Interface to A130 Adaptor

Protocol Independence

File Transfer

Terminal Messages

- Workstations
- Terminal Concentrators

Berkeley 4.2 Implementation?

TCP/IP Protocol?

† Hyperchannel is a trademark of Network Systems Corporation

Future Plans - Operating System

Redesign I/O for Performance

- Efficient, Fast FORTRAN I/O
- Improved allocation of Large Datasets,
 Device Overflow

Support Multiprocessors

- Multitasking User Processes
- Multiprocessing Operating System

Improved Batch Capability with Recovery

Network Interface

Operational Support

- Systemlog, Accounting
- Performance Monitoring
- Security
- Operator Control

Recovery, Reliability

Hardware Design

320 Modules 4 x 8 x 1"

750 IC's per Module

240,000 IC's in System (75,000 Memory)

IC's are in 8 x 8 x 12 Arrays

8 PC Boards per Module with X, Y, and Z Connections

288 Pin Connector

14 Columns, 24 Modules per Column

Liquid flow 1 inch per Second

Power 180 Kilowatts

45" high x 53" diameter

Foreground Processor

Overall System Supervision

System Deadstart

Peripheral Controller Interface

- DD29 Disk
- 6Mb CRAY-1 Channel
- HYPERchannel Adaptor Interface

32 Bit Processor

- A and B Register 32 Bit
- Local Data Memory 4096 32 bit words
- Instruction Memory 32K Bytes
- Integer Functional Unit 32 Bit Mode

Four Communication Channels

- 4 Gigabits/Second Each
- Capacity of 40 DD-29 (200 Gigabits)
- Link Foreground and Background Processors and Controllers

Background Processor

4 CPUs

4 Nanosecond Clock Rate

Floating Point 3 x CRAY 1

Transit Time in Functional Units 2/3 CRAY 1

Local Memory replaces B & T Registers

Hardware Gather/Scatter (1/4 Clock Periods)

Hardware Square Root Approximation

Local Memory

16384 Words

4 Clock Period Access

Replace B & T

Hold Scalar Operands during Computation

A, S, and V Register Access

Common Memory

64 Megaword MOS, upgradable to 256 Megaword

128 Banks

- 2 Meg/Bank: 256 Mwd
- 1/2 Meg/Bank: 64 Mwd

Shared by Foreground and Background Processors and Controllers

Total Memory Bandwidth 64 Gigabits

- 4 Common Memory Access Ports used for:
 - Background Processor Operand Request
 - Background Processor Instruction Fetch
 - Foreground Processor Transfer Request

CRAY-2 Software Overview

UNIX Based Operating System

- March '83 decision for UNIX on CRAY-2
- June '83 System V Source obtained
- Sept. '83 UNIX Kernel demonstrated on CRAY-1

CFT FORTRAN Compiler

- Conversion from CRAY-1 CAL
- NFT Compiler to follow

'C' Compiler

- Based on Bell Labs CRAY-1 Compiler

CAL Assembler

- Based on CRAY-1 CAL syntax
- CAL being rewritten

Multitasking

- same FORTRAN interface as X-MP/COS

CRAY 2 UNIX† Enhancements

I/O Performance

Multiprocessing

Network Interface

† UNIX is a trademark of AT&T Bell Laboratories

CRAY-2 Track I/O

- zero latency; read/write next available sector
- managed by foreground processor, reduced interrupt count

Low System Overhead

- favorable timing of system calls versus COS

Device Overflow

- overflow within cluster: group of one or more drives
- single set of inodes within cluster with redundancy
- cluster is mountable, dismountable


Striping

- flexible striping with small number of disks, no additional checksums
- number of striped disks requested on open
- stripe swap file when possible

Partitioning

- a physical disk unit may be divided into partitions, each treated as a logical disk unit

File Placement and Striping



1111 full width striping


1109 two half width striped files 0011

1000 four placed files 0100 0010

0001

0000 system placement; non-striped

Partitions and Clusters



Improved Buffering

- take advantage of UNIX system buffering
- track and sector size system buffer pool
- unbuffered "raw" I/O direct to user buffer or array

Allocation Improvements for Large Files

- track size allocation over 8 sectors
- attempt contiguous allocation
- bit map for available tracks
- free list for available sectors

Asynchronous System I/O Calls

- reada() and writea()
- system buffered and unbuffered "raw" I/O, selected on open call
- notification via status word and optional signal
- for performance and multi-tasking

Improved Recovery

- shadowing of directories, inodes, indirect blocks on a cluster

Multiprocessing Features

Multitasking

- FORTRAN library interface compatible with COS on XMP: locks, events, tasks
- supported by new tfork system call to assign additional logical processors
- multitasking library manages and schedules user tasks
- heap memory manager for dynamic user requests and task stack management
- I/O library to take advantage of asynchronous I/O calls and signals

Multiprocessing Features

Multiprogramming

- independent processes on multiple CPUs
- scheduling for large memory with slow disks

Multithreaded UNIX kernel

- use semaphore flag reserved for kernel
- locks on shared tables, protected code sequences
- increase parallelism as needed for low overhead as number of CPUs increase

Multiprocessing Features

Fork

- create related concurrent process
- executes a copy of parent's memory
- cft &

Pipes

- communication mechanism between two processes
- programmed as read/write with I/O redirection thru memory
- prep|crunch|post

Network Interface

NSC Hyperchannel†

- CRAY 2 Hardware Interface to A130 Adaptor

Protocol Independence

File Transfer

Terminal Messages


- Workstations
- Terminal Concentrators

Berkeley 4.2 Implementation?

TCP/IP Protocol?

† Hyperchannel is a trademark of Network Systems Corporation

The CRAY-2 Computer System



Cray Research's mission is to lead in the development and marketing of high-performance systems that make a unique contribution to the markets they serve. For close to a decade, Cray Research has been the industry leader in large-scale computer systems. Today, the majority of supercomputers installed worldwide are Cray systems. These systems are used in advanced research laboratories around the world and have gained strong acceptance in diverse industrial environments. No other manufacturer has Cray Research's breadth of success and experience in supercomputer development.

The company's initial product, the CRAY-1 Computer System, was first installed in 1976. The CRAY-1 quickly established itself as the standard of value for large-scale computers and was soon recognized as the first commercially successful vector processor. For some time previously, the potential advantages of vector processing had been understood, but effective practical implementation had eluded computer architects. The CRAY-1 broke that barrier, and today vectorization techniques are used commonly by scientists and engineers in a wide variety of disciplines.

With its significant innovations in architecture and technology, the CRAY-2 Computer System sets the standard for the next generation of supercomputers. The CRAY-2 design allows many types of users to solve problems that cannot be solved with any other computers. The CRAY-2 provides an order of magnitude increase in performance over the CRAY-1 at an attractive price/performance ratio.

Introducing the CRAY-2 Computer System

The CRAY-2 Computer System sets the standard for the next generation of supercomputers. It is characterized by a large Common Memory (256 million 64-bit words), four Background Processors, a clock cycle of 4.1 nanoseconds (4.1 billionths of a second) and liquid immersion cooling. It offers effective throughput six to twelve times that of the CRAY-1 and runs an operating system based on the increasingly popular UNIXTM operating system.


The CRAY-2 Computer System uses the most advanced technology available. The compact mainframe is immersed in a fluorocarbon liquid that dissipates the heat generated on the densely packed electronic components. The logic and memory circuits are contained in eight-layer, three-dimensional modules. The large Common Memory is constructed of the most dense memory chips available, and the logic circuits are constructed from the fastest silicon chips available.

The CRAY-2 mainframe contains four independent Background Processors, each more powerful than a CRAY-1 computer. Featuring a clock cycle time of 4.1 nanoseconds — faster than any other computer system available — each of these processors offers exceptional scalar and vector processing capabilities. The four Background Processors can operate independently on separate jobs or concurrently on a single problem. The very high-speed Local Memory integral to each Background Processor is available for temporary storage of vector and scalar data.

Common Memory is one of the most important features of the CRAY-2. It consists of 256 million 64-bit words randomly accessible from any of the four Background Processors and from any of the high-speed and common data channels. The memory is arranged in four quadrants with 128 interleaved banks. All memory access is performed automatically by the hardware. Any user may use all or part of this memory.

In conventional memory-limited computer systems, I/O wait times for large problems that use out-of-memory storage run into hours. With the large Common Memory of the CRAY-2, many of these problems become CPU-bound.





Control of network access equipment and the high-speed disk drives is integral to the CRAY-2 mainframe hardware. A single Foreground Processor coordinates the data flow between the system Common Memory and all external devices across four high-speed I/O channels. The synchronous operation of the Foreground Processor with the four Background Processors and the external devices provides a significant increase in data throughput.


To complement the new CRAY-2 architecture, Cray Research has developed an interactive operating system based on AT&T's UNIX System V. The CRAY-2 Operating System is supported by a FORTRAN compiler based on the proven Cray Research FORTRAN compiler, CFT.

The CRAY-2 Computer System represents a major advance in large-scale computing. The combination of four high-speed Background Processors, a high-speed Local Memory, a huge Common Memory, an extremely powerful I/O capability and a comprehensive software product offers unsurpassed and balanced performance for the user.

Features of the CRAY-2


- ☐ Extremely large directly addressable Common Memory
- ☐ Fastest cycle time available in a computer system (4.1 nsec)
- ☐ Scalar and vector processing combined with multiprocessing
- ☐ Integral Foreground Processor
- ☐ Elegant architecture
- ☐ Extremely high reliability
- ☐ Uses high density memory chips and extremely fast silicon logic chips
- ☐ Liquid immersion cooling
- ☐ An operating system based on industry recognized UNIX system
- □ Automatic vectorizing FORTRAN compiler

CRAY-2 system overview



Cray Research, Inc.

Physical characteristics




The CRAY-2 mainframe is elegant in appearance as well as in architecture. The memory, computer logic and DC power supplies are integrated into a compact mainframe composed of 14 vertical columns arranged in a 300° arc.

The upper part of each column contains a stack of 24 modules and the lower part contains power supplies for the system. Total cabinet height, including the power supplies, is 45 inches, and the diameter of the mainframe is 53 inches. Thus, the "footprint" of the mainframe is a mere 16 square feet of floor space.

An inert fluorocarbon liquid circulates in the mainframe cabinet in direct contact with the integrated circuit packages. This liquid immersion cooling technology allows for the small size of the CRAY-2 mainframe and is thus largely responsible for the high computation rates.

Physical characteristics

- □ Occupies only 16 sq ft of floor space
- ☐ Stands 45 inches high; diameter is 53 inches
- ☐ Weighs 5500 pounds
- ☐ 14 columns arranged in a 300° arc
- ☐ Liquid immersion cooling
- ☐ Uses 16-gate array logic chips
- ☐ Three-dimensional modules
- ☐ 320 pluggable modules
- ☐ 195 KW power consumption
- ☐ 400 Hz power from motor generators
- □ Chilled water heat exchange



Architecture and design

In addition to the cooling technology, the CRAY-2's extremely high processing rates are achieved by a balanced integration of scalar and vector capabilities and a large Common Memory in a multiprocessing environment.

The significant architectural components of the CRAY-2 Computer System include four identical Background Processors, 256 million 64-bit words of Common Memory, a Foreground Processor and a maintenance control console.

Each of the four identical Background Processors contains registers and functional units to perform both vector and scalar operations. The single Foreground Processor supervises the four Background Processors, while the large Common Memory complements the processors and provides architectural balance, thus assuring extremely high throughput rates.

Onsite maintenance is possible via the maintenance control console.

Background Processors

Each Background Processor consists of a computation section, a control section and a high-speed Local Memory. The computation section performs arithmetic and logical calculations. These operations and the other functions of a Background Processor are coordinated through the control section. Local Memory is used to store temporarily scalar and vector data during computations. Each Local Memory is 16,384 64-bit words.

Control and data paths for one Background Processor are shown in the block diagram (opposite page).


Computation section

The computation section contains registers and functional units that operate together to execute a program of instructions stored in memory.

Computation section characteristics ☐ Twos complement integer and signed magnitude floating-point arithmetic ☐ Address and arithmetic registers - Eight 32-bit address (A) registers

- Eight 64-bit scalar (S) registers
 Eight 64-element vector (V) registers; 64 bits per element
- ☐ Address functional units
 - Add/subtract
 - Multiply
- ☐ Scalar functional units
 - Add/subtract
 - Shift
 - Logical
 - Population/parity
 - Leading zero count
- □ Vector functional units
 - Logical
 - Integer
 - Shift
 - Add/subtract
 - Population/parity
 - Leading zero count
 - Compressed iota
- ☐ Floating-point functional units
 - Add/subtract
 - Multiply/reciprocal/square root
- Scatter and gather vector operations to and from Common Memory

CRAY-2 system organization



Cray Research, Inc.

Local Memory

Each Background Processor contains 16,384 64-bit words of Local Memory. Local Memory is treated as a register file to hold scalar operands during computation. It may also be used for temporary storage of vector segments where these segments are used more than once in a computation in the vector registers. The access time for Local Memory is four clock periods, and accesses can overlap accesses to Common Memory. This Local Memory replaces the B and T registers on the CRAY-1 and is readily available for user jobs. One application is for small matrices.

	ca								

- ☐ 16,384 64-bit words
- Holds scalar and vector operands during computation
- ☐ Temporary storage of vector segments
- ☐ Four-clock-period access time to first word
- Overlapping register accesses with Common Memory accesses
- ☐ Replaces CRAY-1 B and T registers

Control section

Each Background Processor contains an identical independent control section of registers and instruction buffers for instruction issue and control.

Control section characteristics

- ☐ Eight instruction buffers, each holding 64 16-bit instruction parcels
- ☐ 128 basic instruction codes
- ☐ 32-bit Program Address register
- ☐ 32-bit Base Address register
- ☐ 32-bit Limit Address register
- ☐ 64-bit real-time clock
- ☐ Eight Semaphore flags to provide interlocks for Common Memory access
- ☐ 32-bit Status register

Each Background Processor has a 64-bit real-time clock. These clocks and the Foreground Processor real-time clock are synchronized at system start-up and are advanced by one count in each clock period.

Background Processor intercommunication

Synchronization of two or more Background Processors cooperating on a single job is achieved through use of one of the eight Semaphore flags shared by the Background Processors. These flags are one-bit registers providing interlocks for common access to shared memory fields. A Background Processor is assigned access to one Semaphore flag by a field in the Status register. The Background Processor has instructions to test and branch, set and clear a Semaphore flag.

Common Memory

One of the primary technological advantages of the CRAY-2 Computer System is its extremely large directly addressable Common Memory. Featuring 268,435,456 words, this Common Memory is significantly larger than that offered on any other commercially available computer system. It allows the individual user to run programs that would be impossible to run on any other system. It also enhances multiprogramming by allowing an exponential increase in the number of jobs that can reside concurrently in memory (that is, that can be multiprogrammed).

Common Memory is arranged in four quadrants of 32 banks each, for a total of 128 banks. A word of memory consists of 64 data bits and 8 error correction bits (SECDED). This memory is shared by the Foreground Processor, Background Processors and peripheral equipment controllers. Each bank of memory has an independent data path to each of the four Common Memory ports. Each bi-directional Common Memory port connects to a Background Processor and a foreground communications channel.

Total memory bandwidth is 64 gigabits or 1 billion words per second.

Common Memory characteristics

- ☐ 256 million words
- ☐ 64 data bits, 8 error correction bits per word
- ☐ 128 banks; 2 million words per bank
- □ Dynamic MOS memory technology

Foreground Processor and I/O section

The Foreground Processor supervises overall system activity among the Foreground Processor, Background Processors, Common Memory and peripheral controllers. System communication occurs through four high-speed synchronous data channels.

Firmware control programs for normal system operation and a set of diagnostic routines for system maintenance are integral to the Foreground Processor.

Control circuitry for external devices is also located within the CRAY-2 mainframe.

Foreground communication channels

The Foreground Processor is connected to four 4-gigabit communication channels. These channels link the Background Processors, Foreground Processor, peripheral controllers and Common Memory. Each channel connects one Background Processor, one group of peripheral controllers, one Common Memory port and the Foreground Processor. Data traffic travels directly between controllers and Common Memory.

CRAY-2 technology



Technological innovations on the CRAY-2 include the use of liquid immersion cooling and the eight-layer, three-dimensional modules.

Liquid immersion cooling


Effective cooling techniques are central to the design of high-speed computational systems. Densely packed components result in shorter signal paths, thus contributing to higher speeds. Traditionally, the tradeoff has been lower reliability due to increased operating temperatures, but this is no longer a limitation. The liquid immersion cooling technology used by the CRAY-2 is a breakthrough in the design of cooling systems for large-scale computers. It places the cooling medium in direct contact with the components to be cooled, thus efficiently reducing and stabilizing the operating temperature and increasing system reliability.


The CRAY-2 mainframe operates in a cabinet filled with a colorless, odorless, inert fluorocarbon fluid. The fluid is nontoxic and nonflammable, and has high dielectric (insulating) properties. It also has high thermal stability and outstanding heat transfer properties. The coolant flows through the module circuit boards at a velocity of one inch per second and is in direct contact with the integrated circuit packages and power supplies.


Liquid immersion cooling characteristics

- ☐ The key to densely packed electronics
- ☐ "Valveless" cooling system
 - 200 gallon closed system
 - Room temperature cooling ranges
 - Accompanying stand pipe and reservoir
 - Shell and tube heat exchange
- ☐ Chilled water cooling
- ☐ Fluorocarbon fluid
 - Colorless
 - Odorless
 - Inert: nontoxic and nonflammable
 - High insulant properties
 - High thermal stability
 - High heat transfer capacity









Module technology design

The CRAY-2 hardware is constructed of synchronous networks of binary circuits. These circuits are packaged in 320 pluggable modules, each of which contains approximately 750 integrated circuit packages. Total integrated circuit population in the system is approximately 240,000 chips, nearly 75,000 of which are memory.

The pluggable modules are three-dimensional structures with an 8 x 8 x 12 array of circuit packages. Eight printed circuit boards form the module structure. Circuit interconnections are made in all three dimensions within the module. Each module measures 1 x 4 x 8 inches, weighs 2 pounds, consists of approximately 40% integrated circuits by volume and consumes 300 to 500 watts of power.

The CRAY-2 Common Memory consists of 128 memory banks with two million words per bank. Each memory bank occupies a circuit module.

CRAY-2 logic networks are constructed of 16-gate array integrated circuits packaged in three-dimensional structures.


CRAY-2 reliability

A notable increase in reliability is another benefit of the immersion cooling technology. All components rapidly dissipate heat to the fluid, thus preventing high chip temperatures. These chip temperatures are substantially lower than those achieved by other types of cooling and result in significantly reduced chip failure rates. Efficient heat dissipation also prevents destructive thermal shocks that might result from large temperature differentials and fluctuations.

In addition, a fifteen-to-one decrease in module count per CPU from the CRAY-1 and a ten-to-one reduction in memory module count enhance failure isolation, producing a corresponding increase in maintenance efficiency.

CRAY-2 maintenance

If a module should fail, effective and timely maintenance is a routine operation. Diagnostic software quickly isolates the problem to the failing module. The immersion fluid is quickly pumped into the reservoir adjacent to the mainframe. The front panel is easily removed for ready access to the module, which can then be replaced. The front panel is then reinstalled and the fluid quickly returned to the mainframe. The entire operation requires only a few minutes. Once the system is restarted, further diagnosis and repair of the faulty module can occur on site.



CRAY-2 software

Cray Research has made a major commitment to the development of a comprehensive and useful user environment through an aggressive software development program.

The CRAY-2 Computer System comes with state-of-the-art software including an operating system based on AT&T UNIX System V, an automatic vectorizing FORTRAN compiler, a comprehensive set of utilities and libraries and a C language compiler. The software has extensive development objectives beyond initial deliveries, including expanded networking capabilities and application program migration.

The choice of an operating system based on UNIX provides the CRAY-2 user with a well-defined program development environment joined with the advanced computational power of the CRAY-2. The user can access the power of the system through the FORTRAN compiler (CFT) and the optimizing library routines. CFT is a proven compiler that performs automatic vectorization and will conform to the ANSI X3.9-1978 FORTRAN 77 standard.

Software summary

- The CRAY-2 Operating System, based on the proven UNIX System V and enhanced to fit the large-scale scientific computer environment
- CFT, a vectorizing and optimizing FORTRAN compiler
- ☐ An optimized FORTRAN mathematical and I/O subroutine library
- A scientific subroutine library optimized for the CRAY-2
- A multitasking library that allows user partitioning of an application into concurrently executing tasks
- ☐ A wide variety of system utilities to support the needs of interactive and batch processing
- A C language compiler that supports the needs of system software written in C language
- CAL, the CRAY macro assembler, that provides access to all CRAY-2 instructions

CRAY-2 Operating System

The CRAY-2 Operating System is based on UNIX System V, an operating system developed by AT&T Bell Laboratories. In recent years, versions of UNIX have become available on many different computer systems. UNIX is written in a high-level language called C and contains a kernel and a large, diverse set of utilities and library programs.

The kernel is the heart of the system. It has a simple, well-constructed and clean structure with short and efficient software control paths. It supports a small number of system call primitives that library and application programs can use together to perform more complex tasks. The kernel is procedure-oriented, encompassing many processes that dynamically share a common data area used to control the operation of the CRAY-2 system. The system is oriented towards an interactive environment with a hierarchical file structure. This structure features directories, user ownership and file protection/privacy.

The kernel of the CRAY-2 Operating System has been substantially enhanced in the areas of I/O processing and in the efficient use of very large data files. Other significant enhancements include support for asynchronous I/O, improved file system reliability, multiprocessing and user multitasking.

Users may initiate asynchronous processes to communicate with one another and to pass data between them. A variety of command structures (shells) are possible. The CRAY-2 Operating System offers a standard shell; others may be created to provide different command interfaces for the users. A batch processing capability is provided for efficient use of the system by large, long-running jobs.

The operating system supports high-level languages (including FORTRAN and C) and the mechanism to deliver a common operating system environment across a variety of interconnected computer systems. It delivers the ultimate in computational performance possible on the CRAY-2.

CRAY-2 FORTRAN Compiler and Libraries

The CRAY-2 FORTRAN compiler, CFT Version 2, is based on CFT, the highly successful CRAY-1 compiler that was the first in the industry to automatically vectorize codes.

CFT Version 2 automatically vectorizes inner DO-loops, provides normal program optimization and exploits many of the unique features of the CRAY-2 architecture. It does this without sacrificing high compilation rates.

The compiler and FORTRAN library offer current Cray customers a high level of source code compatibility by making available FORTRAN extensions, compiler directives and library interfaces available on other Cray Research products.

The FORTRAN library and a library of highly optimized scientific subroutines enable the user to take maximum advantage of the architecture of the hardware. The I/O library provides the FORTRAN user with convenient and efficient use of external devices at maximum data rates for large files.

Multitasking

Multitasking is a feature that allows two or more parts of a program to be executed in parallel. This results in substantial throughput improvements over serially executed programs. The performance improvements are in proportion to the number of tasks that can be constructed for the program and the number of Background Processors that can be applied to these separate tasks.

In conjunction with vectorization and large memory support, a flexible multitasking capability provides a major performance step in large-scale scientific computing. The user interface to the CRAY-2 multitasking capability is a set of FORTRAN-callable library routines that are compatible with similar routines available on other Cray products.

CRAY-2 FORTRAN features

- □ ANSI standard compiler
- □ Automatic optimization of code
 - Vectorizes inner loops
 - Uses Local Memory
- ☐ Portability of application codes is a primary goal
- ☐ Very high compilation rates
- ☐ Library routines
 - Scientific library
 - I/O library
 - Multitasking library

C Language

The C programming language is a high-level language used extensively in the creation of the CRAY-2 Operating System and the majority of the utility programs that comprise the system. It is a modern computer language that is available on processors ranging from microcomputers to mainframe computers and now to Cray computers. C is useful for a wide range of applications and system-oriented programs. The availability of C complements the scientific orientation of FORTRAN.

Utilities

A useful and appropriate set of software tools assist both interactive and batch users in the efficient use of the system. Operational support facilities enable proper management of the system.

CAL

The CRAY-2 Assembler, CAL Version 2, provides a powerful macro assembly language that allows the user to take advantage of all CRAY-2 instructions, while using an instruction syntax and macro capability that is similar to the CRAY-1 assembler.

Applications

The CRAY-2 Computer System provides balanced performance for computationally intensive large-scale applications. Generating solutions to many important problem classes depends heavily on the number of data points that can be considered and the number of computations that can be performed. The CRAY-2 provides substantial increases over its predecessors with respect both to the number of data points and the computation rate. Researchers and engineers realistically can apply the CRAY-2 to problems previously considered computationally intractable, as well as solving more commonplace problems faster and with greater accuracy.

One such application is the simulation of physical phenomena — the analysis and prediction of the behavior of physical systems through computer modeling. Such simulation is common in weather forecasting, aircraft and automotive design, energy research, geophysical research and seismic analysis. The CRAY-2 opens the door to true three-dimensional simulation in a wide variety of problem domains. The CRAY-2 also offers a challenging opportunity for new solutions to applications in such fields as genetic engineering, artificial intelligence, quantum chemistry and economic modeling.

The CRAY-2 offers dramatic improvements in throughput via the balanced exploitation of large memory, fast vector and scalar computation rates and multiprocessing. Problems with previously prohibitive I/O requirements can now fit in memory. Vectorization and multiprocessing promote very high computation rates. In practical terms, this means that problems previously considered large-scale become medium- or even small-scale on the CRAY-2. And problems previously considered unsolvable or too costly to solve become solvable and economically feasible with the CRAY-2.

Applications □ Fluid dynamics ☐ Circuit simulation and design Structural analysis Energy research П □ Weather forecasting □ Atmospheric and oceanic research □ Quantum chemistry □ Artificial intelligence □ Genetic engineering ☐ Signal image processing □ Molecular dynamics ☐ Petroleum exploration and extraction Process design □ Economic modeling

Offering advanced architecture, advanced technology and advanced software, the CRAY-2 clearly leads the industry in large-scale computing. The CRAY-2 leads in technology by offering the fastest processor clock cycle (4.1 nanoseconds), the largest memory (256 million words) and four vector and scalar multiprocessing Background Processors. The CRAY-2 leads the industry in computer architecture by applying the fastest or most dense components available and packaging them in three-dimensional modules immersed in liquid coolant. The CRAY-2 leads the industry in software by converting an industry recognized and accepted operating system and tailoring it to the needs of large-scale computers, by providing a FORTRAN compiler that automatically takes advantage of the system architecture and by offering extensions available to the operating systems that promote efficient use of the system.


1

About Cray Research, Inc.

Cray Research, Inc. was organized in 1972 by Seymour R. Cray, a leading designer of large-scale scientific computers, and by a small group of associates experienced in the computer industry. The company was formed to design, develop, manufacture and market large-capacity, high-speed computers. The first model produced was the CRAY-1 Computer System.

Mr. Cray has been a leading architect of large scientific computers for more than 25 years. From 1957 to 1968, he served as a director of Control Data Corporation (CDC) and was a senior vice president at the time of his resignation in early 1972. In that time, he was the principal architect in the design and development of the CDC 1604, 6600 and 7600 Computer Systems. Prior to his association with CDC, Mr. Cray was employed at the Univac Division of Sperry Rand Corporation and its predecessor companies, Engineering Research Associates and Remington Rand. Mr. Cray has been the principal designer and developer of both the CRAY-1 and the CRAY-2 Computer Systems.

Today, Cray Research is the world leader in supercomputers, with over 100 CRAY-1 and CRAY X-MP systems installed worldwide. The company employs nearly 2500 people and operates manufacturing, research, development and administrative facilities in Chippewa Falls, Wisconsin and the Minneapolis, Minnesota area. The company has sixteen domestic sales and support offices and eight subsidiary operations in Western Europe, Canada and Japan.





Corporate Headquarters 608 Second Avenue South Minneapolis, MN 55402 612/333-5889

MP-0201 © 1985, Cray Research, Inc.

Domestic sales offices

Albuquerque, New Mexico Atlanta, Georgia Beltsville, Maryland Boston, Massachusetts Boulder, Colorado Chicago, Illinois Dallas, Texas Dearborn, Michigan Houston, Texas Laurel, Maryland Los Angeles, California Minneapolis, Minnesota Pittsburgh, Pennsylvania Pleasanton, California Seattle, Washington Tampa, Florida Tulsa, Oklahoma

International subsidiaries

Cray Canada Inc. Toronto, Canada

Cray Research France, S.A. Paris, France

Cray Research GmbH Munich, West Germany

Cray Research Japan, Limited Tokyo, Japan

Cray Research (UK) Limited Bracknell, Berkshire, UK

The equipment specifications contained in this brochure and the availability of said equipment are subject to change without notice. For the latest information, contact your local Cray Research sales office.

CRAY-1 is a registered trademark, and CRAY X-MP and CRAY-2 are trademarks of Cray Research, Inc.

UNIX is a trademark of AT&T Bell Laboratories.

The CRAY-2 Series of Computer Systems



CRAY

Cray Research's mission is to develop and market the most powerful computer systems available. Cray Research has been the industry leader in large-scale computer systems for more than a decade. Today, the majority of supercomputers installed worldwide are Cray systems. These systems are used in advanced research laboratories around the world and have gained strong acceptance in diverse government and industrial environments. No other manufacturer has Cray Research's breadth of success and experience in supercomputer development.

The company's initial product, the CRAY-1 computer system, was first installed in 1976. The CRAY-1 computer quickly established itself as the standard for large-scale computer systems and was soon recognized as the first commercially successful vector processor. Previously, the potential advantages of vector processing had been understood, but effective practical implementation had eluded computer architects. The CRAY-1 computer system broke that barrier and today vectorization techniques are used commonly by scientists and engineers in a wide variety of disciplines.

With its significant innovations in architecture and technology, the CRAY-2 series of computer systems sets the standard for the next generation of supercomputers. The large memory and high performance of the CRAY-2 series allow users to solve problems in many areas of science, engineering, and mathematical modeling that cannot be solved with any other computer.

Introducing the CRAY-2 series of computer systems

The CRAY-2 series of computer systems sets the standard for the next generation of supercomputers. Each of the four models of the CRAY-2 series is characterized by a large common memory, two or four background processors, a clock cycle of 4.1 nanoseconds (4.1 billionths of a second), and liquid immersion cooling. The CRAY-2 systems offer effective throughput up to twelve times that of the CRAY-1 computer system and run an operating system based on the increasingly popular UNIX operating system.

The CRAY-2 computer systems use the most advanced technology available. The compact CRAY-2 mainframe is immersed in a fluorocarbon liquid that dissipates the heat generated by the densely packed electronic components. The logic and memory circuits are contained in eight-layer, three-dimensional modules. Both logic and memory circuits are constructed of high-density, high-speed silicon chips.

The CRAY-2 mainframe contains either two or four independent background processors, each more powerful than a CRAY-1 computer. Featuring a clock cycle time of 4.1 nanoseconds — faster than any other computer system available — each of these processors offers exceptional scalar and vector processing capabilities. The background processors can operate independently on separate jobs or concurrently on a single problem. The high-speed local memory integral to each background processor is available for temporary storage of vector and scalar data.

Common memory is one of the most important features of the CRAY-2 series. It consists of up to 256 million 64-bit words, randomly accessible from any of the background processors and from any of the high-speed and common data channels. Common memory is arranged in 64 or 128 interleaved banks, divided evenly among four quadrants. All memory access is performed automatically by the hardware. Any user may use all or part of this memory.





In conventional memory-limited computer systems, I/O wait times for large problems that use out-of-memory storage run into hours. The large common memory of the CRAY-2 computer systems enables many of these problems to be handled in a fraction of the time.

Cray Research offers high-speed disk drives and tape support to accommodate user mass storage needs. Hardware interface support allows CRAY-2 systems to be connected to a wide variety of front-end systems and external networks.

Control of network access equipment and high-speed disk and tape drives is integral to the CRAY-2 mainframe hardware. A single foreground processor coordinates the data flow between the system common memory and all external devices across high-speed I/O channels. The synchronous operation of the foreground processor with the background processors and the external devices provides a significant increase in data throughput.


To complement the CRAY-2 architecture, Cray Research has developed an interactive operating system, UNICOS, based on AT&T's UNIX System V operating system. UNICOS is supported by two Fortran compilers: CFT2, which is based on CFT, the field-proven Cray Research Fortran compiler; and CFT77, which represents the leading edge in compiler development.

The CRAY-2 computer systems represent a major advance in large-scale computing. The combination of two or four high-speed background processors, a high-speed local memory, a huge common memory, an extremely powerful I/O capability, and a comprehensive software product offers unsurpassed and balanced performance for the user.

Features of the CRAY-2 series of computer systems

- Extremely large directly addressable common memory
- Fastest cycle time available in a computer system (4.1 nsec)
- Scalar and vector processing combined with multiprocessing
- ☐ Integral foreground processsor
- ☐ High-speed I/O
- ☐ Use of high density memory chips and extremely fast silicon logic chips
- ☐ Liquid immersion cooling
- ☐ UNICOS, an operating system based on industry recognized AT&T UNIX System V
- ☐ Two automatic vectorizing Fortran compilers

Sample CRAY-2 four-processor system configuration





The CRAY-2 computer systems

The CRAY-2 systems are available in four different models that allow users to tailor the system to meet specific needs.

The original CRAY-2 computer system with four background processors and 256 million words of common memory has been upgraded with a faster dynamic random-access memory (DRAM) chip and with pseudobanking, which allows faster memory access and reduces interprocessor memory contention.

An even faster memory CRAY-2 model combines four processors with 128 million words of static

random-access memory (SRAM). The faster chip cycle time and the elimination of the need for refreshing memory improves typical throughput on this model by 15 to 25 percent over comparable DRAM CRAY-2 systems.

For users requiring less total throughput, two-processor CRAY-2 systems are available with 64 or 128 million words of SRAM common memory. These systems offer the same per-processor throughput as the four-processor SRAM CRAY-2 system at a reduced cost.

CRAY-2 system configuration options				
Background processors	2	2	4	4
SRAM MOS common memory (64-bit words)	64M	128M	128M	N/A
DRAM MOS common memory (64-bit words)	N/A	N/A	N/A	256M
Disk storage units	4-18	4-18	4-36	4-36
6- or 12-Mbyte/sec channels	2-8	2-8	4-16	4-16
Magnetic tape channels	0-8	0-8	0-16	0-16
100-Mbyte/sec channels	0-4	0-4	0-8	8-0

Physical characteristics

The CRAY-2 mainframe is elegant in appearance as well as in architecture. The memory, computer logic, and DC power supplies are integrated into a compact mainframe composed of 14 vertical columns arranged in a 300° arc.


The upper part of each column contains a stack of 24 modules and the lower part contains power supplies for the system. Total cabinet height, including the power supplies, is 45 inches, and the diameter of the mainframe is 53 inches. Thus, the "footprint" of the mainframe is 16 square feet of floor space.

An inert fluorocarbon liquid circulates in the mainframe cabinet in direct contact with the integrated circuit packages and power supplies. This liquid immersion cooling technology allows for the small size of the CRAY-2 mainframe.

Physical characteristics Occupies 16 sq ft of floor space Stands 45 inches high; diameter is 53 inches Weighs 5500 pounds 14 columns arranged in a 300° arc Liquid immersion cooling Uses 16-gate array logic chips Three-dimensional modules

□ Up to 336 pluggable modules□ Up to 195 KW power consumption

☐ 400 Hz power from motor generators ☐ Chilled water heat exchange





Architecture and design

In addition to the cooling technology, the CRAY-2 computer systems' extremely high processing rates are achieved by a balanced integration of scalar and vector capabilities and a large common memory in a multiprocessing environment.

The significant architectural components of the CRAY-2 computer systems include either two or four identical background processors, up to 256 million 64-bit words of common memory, a foreground processor, and a maintenance control console.

Each background processor contains registers and functional units to perform both vector and scalar operations. The single foreground processor supervises the background processors, while the large common memory complements the processors and provides architectural balance, thus assuring extremely high throughput rates.

On-site maintenance is performed via the maintenance control console.

Background processors

Each background processor consists of a computation section, a control section, and a high-speed local memory. The computation section performs arithmetic and logical calculations. These operations and the other functions of a background processor are coordinated through the control section. Local memory is used to temporarily store scalar and vector data during computations. Each local memory is 16,384 64-bit words.

Control and data paths for one background processor are shown in the block diagram (opposite page).


Computation section

The computation section contains registers and functional units that are associated with address, scalar, and vector processing. Two integer arithmetic functional units are employed in address

processing. Three functional units are dedicated solely to scalar processing, and two floating point functional units are shared with vector operations. Two functional units are dedicated to vector operations, and allow CRAY-2 systems to issue one result per clock period in vector mode.

Computation section characteristics
 ☐ Twos complement integer and signed magnitude floating-point arithmetic ☐ Address and arithmetic registers Eight 32-bit address (A) registers Eight 64-bit scalar (S) registers Eight 64-element vector (V) registers; 64 bits per element
Address functional unitsAdd/subtract
- Multiply □ Scalar functional units
- Shift - Logical - Integer - Add/subtract - Population/parity
Leading zero count Uector functional units
- Logical - Integer Shift
Add/subtract Population/parity Leading zero count
Compressed iota Floating-point functional units Add/subtract
 -Multiply/reciprocal/square root Scatter and gather vector operations to and from common memory
nom common memory

CRAY-2 four-processor system organization





Local memory

Each background processor contains 16,384 64-bit words of local memory. Local memory is treated as a register file to hold scalar operands during computation. It may also be used for temporary storage of vector segments where these segments are used more than once in a computation. Local memory accesses take four clock periods, and can overlap accesses to common memory. CRAY-2 local memory replaces the B and T registers on the CRAY-1 computer and is readily available to perform user tasks, such as small matrix manipulation.

Local memory characteristics

- ☐ 16,384 64-bit words
- Holds scalar and vector operands during computation
- Temporary storage of vector segments
- ☐ Four-clock-period access time
- Overlapping register accesses with common memory accesses
- □ Replaces CRAY-1 B and T registers

Control section

Each background processor contains an identical independent control section of registers and instruction buffers for instruction issue and control.

Control section characteristics Eight instruction buffers 128 basic instruction codes 32-bit Program Address register 32-bit Base Address register 32-bit Limit Address register 64-bit real-time clock Eight Semaphore flags to provide interlocks for common memory access 32-bit Status register

Each background processor has a 64-bit realtime clock. These clocks and the foreground processor 32-bit real-time clock are synchronized at system start-up and are advanced by one count in each clock period.

Background processor intercommunication

Synchronization of two or more background processors cooperating on a single job is achieved through use of one of the eight Semaphore flags shared by the background processors. These flags are one-bit registers providing interlocks for common access to shared memory fields. A background processor is assigned access to one Semaphore flag by a field in the Status register. The background processor has instructions to test and branch, set and clear a Semaphore flag.

Common memory

One of the primary technological advantages of the CRAY-2 computer systems is their extremely large directly addressable common memories. The CRAY-2 series of computer systems offers up to 256 million words of common memory, the largest of any commercially available computer system. Such a large common memory allows the individual user to run programs that would be impractical to run on any other system; it also enhances multiprogramming by allowing more than an order of magnitude increase in the number of jobs that can reside concurrently in memory (that is, that can be multiprogrammed). Common memory is arranged in four quadrants of 16 or 32 banks each, for a total of 64 or 128 interleaved banks, depending on model. Pseudobanking improves throughput on the DRAM system by effectively reducing wait times and conflicts.

Memory on the CRAY-2 computer systems is composed of either static or dynamic random-access memory (SRAM or DRAM) metal oxide semiconductor (MOS) chips. The DRAM system is available with 256 million words of common memory. The SRAM systems, with 64 or 128 million words of common memory, show performance improvements of 10 to 40 percent over comparable DRAM systems for two reasons: the faster raw chip speed, and the reduced memory contention that SRAM provides.

Common memory characteristics

- ☐ Up to 256 million words
- $\hfill\Box$ 64 data bits, 8 error correction bits per word
- ☐ Up to 128 banks
- ☐ Either SRAM or DRAM MOS memory technology

Foreground processor and I/O processors

For problems requiring extensive data handling, Cray Research has developed hardware that ensures that the computing power of the CRAY-2 systems is not held captive by I/O limitations.

The foreground processor supervises overall system activity among the foreground processor, background processors, common memory, and peripheral controllers. System communication occurs through two or four high-speed synchronous data channels.

Firmware control programs for normal system operation and a set of diagnostic routines for system maintenance are integral to the foreground processor.

Control circuitry for external devices is also located within the CRAY-2 mainframe.

Foreground communication channels

The foreground processor is connected to either two or four 4-Gbit/sec communication channels. These channels link the background processors, foreground processor, peripheral controllers, and common memory. Each channel connects one background processor, one group of peripheral controllers, one common memory port, and the foreground processor. Data traffic travels directly between controllers and common memory.



Disk drives

Complementing and balancing CRAY-2 computing speeds are the DD-49 disk drives, high-density (1200-Mbyte) magnetic storage devices. A maximum of 36 disk drives can be configured on four-processor systems and 18 on two-processor models. These disks can sustain transfer rates of 9.6 Mbytes/sec at the user job level with an average seek time of 16 msec.

Effective disk transfer rates can be increased further by the use of optional disk striping techniques. When specified, striping causes system software to distribute a single user file across two or more drives. Successive disk blocks are allocated cyclically across the drives and consecutive blocks can thus be accessed in parallel. The resultant I/O performance improvements are in proportion to the number of disk drives used.

Cray Tape Controller (CTC)

The optional Cray Tape Controller (CTC) enables a CRAY-2 system to interconnect with one or more IBM 3480 Magnetic Tape Subsystems. The CTC is based on VMEbus hardware and interfaces to the CRAY-2 system through a 12-Mbyte/sec channel. Using the CTC, the CRAY-2 system can provide up to four IBM-compatible tape streaming channels. Up to eight tape streaming channels can be configured on a two-processor CTC model and up to 16 on a four-processor CTC model. The CTC can be separated from the CRAY-2 system by up to 50 feet and from the IBM tape controller by up to 400 feet.

The IBM 3480 Magnetic Tape Subsystem uses 200-Mbyte tape cartridges and can sustain a data transfer rate (reading and writing) of 2.5 Mbytes/sec when configured on a CRAY-2 system. A CTC with two streaming channels can sustain an aggregate data transfer rate (reading and writing) of up to 5 Mbytes/sec.

Front-end interfaces

CRAY-2 computer systems may be interfaced to a variety of front-end computer systems. Up to 16 front-end interfaces can be accommodated in a point-to-point configuration. An unlimited number of systems can be connected to the CRAY-2 system using commercially available bus networks.


Cray Research currently provides front-end interface support for IBM, CDC, and DEC systems. Front-end interfaces compensate for differences in channel widths, word size, logic levels, and control protocols between other manufacturers' equipment and a CRAY-2 computer system.

Fiber optic link

Cray Research's fiber optic link allows a frontend interface to be separated from a CRAY-2 computer system by distances up to .621 miles (1000 meters) and provides complete electrical separation of the connected devices.

HSX-1 high-speed external channel

The HSX-1, a special high-speed external communications channel, is also available for interfacing very fast devices to a CRAY-2 computer system. The HSX-1 provides full duplex point-to-point communication at rates up to 100 Mbytes/sec over distances of up to 70 feet (22 meters). The HSX-1 can be used to connect multiple CRAY-2 systems and to connect a CRAY-2 system with a CRAY X-MP system. High-speed graphics support is another example of how this channel can be used.





CRAY-2 technology





Technological innovations on the CRAY-2 computer systems include liquid immersion cooling and eight-layer, three-dimensional modules.

Liquid immersion cooling

Effective cooling techniques are central to the design of high-speed computational systems. Densely packed components result in shorter signal paths, thus contributing to higher speeds. Traditionally, the tradeoff has been lower reliability due to increased operating temperatures, but this is no longer a limitation. The liquid immersion cooling technology used by the CRAY-2 computer systems is a breakthrough in the design of cooling systems for large-scale computers. It places the cooling medium in direct contact with the components to be cooled, thus efficiently reducing and stabilizing the operating temperature and increasing system reliability. The coolant flows through the module circuit boards at a velocity of one inch per second and is in direct contact with the integrated circuit packages and power supplies.

The coolant used in the CRAY-2 systems is a colorless, odorless, inert fluorocarbon fluid. It is nontoxic and nonflammable and has high dielectric (insulating) properties. It also has high thermal stability and outstanding heat transfer properties.

Liquid immersion cooling characteristics

- ☐ A key to densely packed electronics
- ☐ "Valveless" cooling system
 - 250-gallon closed system
 - Room temperature cooling ranges
 - Accompanying reservoir
 - Shell and tube heat exchangers
- ☐ Chilled water cooling
- ☐ Fluorocarbon fluid
 - Colorless and odorless
 - Inert: nontoxic and nonflammable
 - High insulating properties
 - High thermal stability
 - High heat transfer capacity

Module technology design

The CRAY-2 hardware is constructed of synchronous networks of binary circuits. These circuits are packaged in up to 336 pluggable modules, each of which contains approximately 750 integrated circuit packages. Total integrated circuit population in the largest CRAY-2 system is approximately 240,000 chips, nearly 75,000 of which are memory.

The pluggable modules are three-dimensional structures with an $8\times8\times12$ array of circuit packages. Eight printed circuit boards form the module structure. Circuit interconnections are made in all three dimensions within the module. Each module measures $1\times4\times8$ inches, weighs 2 pounds, consists of approximately 40 percent integrated circuits by volume, and consumes 300 to 500 watts of power.


CRAY-2 common memory consists of either 64 or 128 memory banks with up to two million words per bank; each memory bank occupies a circuit module. CRAY-2 logic networks are constructed of 16-gate array integrated circuits packaged in three-dimensional structures.

Reliability

The immersion cooling technology used in the CRAY-2 systems contributes significantly to system reliability. All components rapidly dissipate heat to the fluid, thus preventing high chip temperatures. These chip temperatures are substantially lower than those achieved by other types of cooling and result in significantly reduced chip failure rates. Efficient heat dissipation also prevents destructive thermal shocks that might result from large temperature differentials and fluctuations.


In addition, a fifteen-to-one decrease in module count per CPU and a ten-to-one reduction in memory module count from the CRAY-1 computer system enhance failure isolation, producing a corresponding increase in maintenance efficiency.







CRAY-2 software



Cray Research has made a major commitment to the development of a comprehensive user environment through an aggressive software development program.

The CRAY-2 computer systems come with state-of-the-art software including UNICOS, an operating system based on AT&T UNIX System V. UNICOS offers a widely accepted program development environment joined with the advanced computational power of the CRAY-2 computer systems.

Software includes a choice of two automatic vectorizing Fortran compilers, C and Pascal compilers, extensive Fortran and scientific library routines, program- and file-management utilities, debugging aids, a powerful Cray assembler (CAL), and a wealth of third-party and public-domain application codes.

CRAY-2 systems are also supported by communications software and hardware interfaces to meet a variety of customer connectivity needs; included are TCP/IP protocols, the popular choice for interconnecting UNIX systems.

UNICOS operating system

The Cray operating system, UNICOS, delivers the full power of the hardware in either an interactive or a batch environment. UNICOS efficiently manages high-speed data transfers between the CRAY-2 supercomputers and peripheral equipment. Standard system software is also offered for interfacing the CRAY-2 computer systems with other vendors' operating systems and networks. UNICOS includes a variety of utility programs that assist in program development and maintenance. User programs can be ported easily between CRAY-2 systems and CRAY X-MP computer systems or other UNIX systems.

UNICOS is based on UNIX System V, an operating system developed by AT&T Bell Laboratories. In recent years, versions of UNIX have become available on many different computer systems. UNICOS is written in a high-

level language called C and contains a small kernel that is accessed through system calls and a large, diverse set of utilities and library programs. Its file system is hierarchical, featuring directories for convenient organization of files and a simple file model for convenience and efficiency.

The kernel is the heart of the system. It has a simple, well-constructed, and clean structure with short and efficient control paths. It supports a small number of system call primitives that library and application programs can use together to perform more complex tasks.

The kernel of UNICOS has been substantially enhanced in the areas of I/O processing and in the efficient use of very large data files. Other significant enhancements include support for asynchronous I/O, improved file system reliability, multiprocessing, and user multitasking.

The UNICOS system is oriented toward an interactive environment. A batch processing capability has been provided for efficient use of the system by large, long-running jobs. UNICOS batch processing capability is based on the Network Queuing System (NQS), which allows users to submit, terminate, monitor, and — within limits — control batch jobs submitted to the system. NQS supports multiple job classes based on resource requirements, such as maximum time limit and maximum memory required. The standard UNIX process accounting features have been augmented with accounting features more appropriate for a supercomputer environment requiring batch processing capabilities.

Users may initiate asynchronous processes that can communicate with one another. A variety of command-language interpreters (shells) are possible. UNICOS offers the standard AT&T UNIX Bourne shell and the University of California Berkeley 4.2 BSD C shell. Other shells may be created to provide different command interfaces for users.

UNICOS supports high-level languages (including Fortran, C, and Pascal). Cray Research has adopted industry-standard protocols and an industry-standard operating system in order to offer users a generic environment across a wide range of interconnected computer systems. The result is a combination of flexibility and computing power unparalleled in the computer industry.

CRAY-2 Fortran compilers and libraries

Cray Research offers two Fortran compilers for the CRAY-2 computer systems: CFT Version 2 (CFT2) and CFT77. Both compilers offer a high degree of automatic scalar and vector optimization. Both permit maximum portability of programs between different Cray systems and accept a number of nonstandard constructs written for other vendors' compilers. Vectorized object code is produced from standard Fortran code; users need not program nonstandard vector syntax to use the full power of the CRAY-2 system architecture.



The CRAY-2 Fortran compiler, CFT2, is based on CFT, the highly successful CRAY-1 compiler that was the first in the industry to automatically vectorize codes. CFT2 automatically vectorizes inner DO-loops, provides program optimization, and exploits many of the unique features of the CRAY-2 architecture. It does this without sacrificing high compilation rates. Later releases of CFT2 will offer full ANSI 1978 compliance.

CFT77 is a state-of-the-art compiler that fully complies with the ANSI 1978 standard. CFT77 generates highly vectorized and optimized code. CFT77 also offers array syntax and portability to the CRAY X-MP and future Cray systems.

The compilers and Fortran library offer current Cray customers a high level of source code compatibility by making available Fortran extensions, compiler directives, and library interfaces available on other Cray Research products.

The Fortran library and a library of highly optimized scientific subroutines enable the user to take maximum advantage of the hardware architecture. The I/O library provides the Fortran user with convenient and efficient use of external devices at maximum data rates for large files.

Fortran compiler features

- ☐ ANSI standard compliance with CFT77
- □ Automatic optimization of code
 - Vectorizes DO loops
 - Uses local memory
- Portability of application codes is a primary goal
- □ Library routines
 - Scientific library
 - I/O library
 - Multitasking library

Multitasking

In conjunction with vectorization and large memory support, a flexible multitasking capability provides a major performance step in large-scale scientific computing.

Multitasking is a technique whereby an application program can be partitioned into independent tasks that can execute in parallel on a CRAY-2 computer system. This results in substantial throughput improvements over serially executed programs. The performance improvements are in proportion to the number of tasks that can be constructed for the program and the number of background processors that can be applied to these separate tasks.

Two methods can be used: macrotasking and microtasking. Macrotasking, which is available on CRAY-2 systems today, is best suited to programs with larger, longer-running tasks. The user interface to the CRAY-2 macrotasking capability is a set of Fortran-callable subroutines that explicitly define and synchronize tasks at the subroutine level. These subroutines are compatible with similar routines available on other Cray products.

Microtasking, the second method for multitasking, is under development for the CRAY-2 systems. Microtasking is available on the CRAY X-MP systems today and has proven to be a very effective parallel processing tool. Even short-duration tasks that can be multiprocessed have shown improved performance using microtasking.

Later releases of CFT77 will also provide for automatic multitasking.

C language

The C programming language is a high-level language used extensively in the creation of the UNICOS operating system and the majority of the utility programs that comprise the system. It is a modern computer language that is available on processors ranging from microcomputers to mainframe computers and now to Cray supercomputers. C is useful for a wide range of applications and system-oriented programs. The availability of C complements the scientific orientation of Fortran. An automatic vectorizing version of the C compiler is under development.

Pascal

Pascal is a high-level, general-purpose programming language used as the implementation language for the CFT77 compiler, the CAL Version 2 assembler, and various Cray products. Cray Pascal complies with the ISO Level 1 standard and offers such extensions to the standard as separate compilation of modules, imported and exported variables, and an array syntax.

The optimizing Cray Pascal compiler takes advantage of CRAY-2 hardware features through automatic vectorization of FOR loops, instruction scheduling, and use of local memory. It provides access to Fortran common block variables and uses a common calling sequence that allows Pascal code to call Fortran and CAL routines.

Utilities

A set of software tools assist both interactive and batch users in the efficient use of the CRAY-2 systems.

A variety of debugging aids allow users to detect program errors by examining both running programs and program memory dumps.

Supported debugging aids include symbolic interactive debuggers and symbolic postmortem dump interpreters.

Performance aids assist in analyzing program performance and optimizing programs with a minimum of effort.

A source code control system tracks modifications to files, which is useful when programs and documentation undergo frequent changes due to development, maintenance, or enhancement. And a variety of text editors offer versatility for users wishing to create and maintain text files. Operational support facilities enable proper management of the system.

A set of migration tools have been created to simplify conversion of Fortran code, datasets, and JCL commands from the Cray Research Operating System (COS) to UNICOS on the CRAY-2 systems.

Included with each release are on-line documentation and help facilities for quick reference of information.

CAL

The CRAY-2 Assembler, CAL Version 2, provides a powerful macro assembly language that is especially helpful for tailoring programs to the architecture of the CRAY-2 systems and for writing programs requiring hand-optimization to the hardware. CAL for the CRAY-2 computer systems uses an instruction syntax and macro capability that is similar to the CRAY-1 assembler.



Connectivity

CRAY-2 systems are designed to be connected easily to an existing customer computer environment. A major benefit of this connectivity is that the end user has access to a considerably greater computational resource while continuing to work in a familiar computer environment.

Cray Research offers hardware interfaces that connect a CRAY-2 system to a wide variety of computers and workstations, including IBM, CDC, and DEC. Additionally, systems may be connected with Network Systems Corporation HYPERchannel adapters or similar channel adapters.

The TCP/IP networking suite is available on CRAY-2 computer systems running UNICOS, providing additional flexibility for integrating a CRAY-2 system into an open network architecture.

Cray Research provides software interface support for a variety of other vendors' systems through station software. This station software runs on a variety of systems or workstations and provides the logical connection to CRAY-2 computer systems running UNICOS. Standard Cray station software is available for the following systems: IBM MVS and VM, CDC NOS and NOS/BE, DEC VAX/VMS, and a variety of computers and workstations running UNIX. Thus, the user can access a CRAY-2 system easily. Data can be transferred between any supported system and the CRAY-2 system. In many cases, data conversion and reformatting are handled automatically by software. The user can work interactively on a CRAY-2 system for processing and have results returned to the originating system or optionally to a different system.

1

CRAY-2 systems are supported by communications software and hardware interfaces to meet a variety of customer needs. They can readily join existing environments as partners in a multivendor computing facility.

Software summary

- □ UNICOS, the CRAY-2 operating system, which is based on the proven UNIX System V and enhanced to support both batch and interactive processing in a large-scale scientific computer environment
- ☐ Two vectorizing Fortran compilers (CFT2 and CFT77)
- ☐ A C language compiler
- ☐ An optimized Fortran mathematical and I/O subroutine library
- ☐ A scientific subroutine library optimized for the CRAY-2 computer systems
- □ A multitasking library that allows partitioning of an application into concurrently executing
 tasks.

 ■ A multitasking library that allows partitioning of
 an application into concurrently executing
 tasks.

 ■ A multitasking library that allows partitioning of
 an application into concurrently executing

 ■ A multitasking library that allows partitioning of
 an application into concurrently executing

 ■ A multitasking library that allows partitioning of
 an application into concurrently executing

 ■ A multitasking library that allows partitioning of
 an application into concurrently executing

 ■ A multitasking library that allows partitioning

 ■ A multitasking library that allows partitioning

 ■ A multitasking library that allows partitioning

 ■ A multitasking library that allows partitioning

 ■ A multitasking library that allows partitioning

 ■ A multitasking library that allows partitioning

 ■ A multitasking library that allows partitioning

 ■ A multitasking library that allows partitioning

 ■ A multitasking library that allows partitioning

 ■ A multitasking library that allows partitioning

 ■ A multitasking library that allows partitioning

 ■ A multitasking library that allows partitioning

 ■ A multitasking library that allows partitioning

 ■ A multitasking library that allows partitioning

 ■ A multitasking library that allows partitioning

 ■ A multitasking library that allows partitioning

 ■ A multitasking library that allows partitioning

 ■ A multitasking library that allows partitioning

 ■ A multitasking library that allows partitioning

 ■ A multitasking library that allows partitioning

 ■ A multitasking library that allows partitioning

 ■ A multitasking library that allows partitioning

 ■ A multitasking library that allows partitioning

 ■ A multitasking library that allows partitioning

 ■ A multitasking library that allows partitioning

 ■ A multitasking library that allows partitioning

 ■ A multitasking library that allows partitioning

 ■ A multitasking library that allows partitioning

 ■ A multitasking
- ☐ A wide variety of system utilities to support the needs of interactive and batch processing
- ☐ A vectorizing Pascal compiler that complies with the ISO Level 1 standard
- ☐ CAL, the Cray macro assembler, which provides access to all CRAY-2 instructions
- ☐ Software for connecting CRAY-2 systems into multi-vendor environments
- ☐ A wide variety of major application programs

Applications

The CRAY-2 computer systems provide balanced performance for computationally intensive large-scale applications. Over 400 application programs are available for Cray systems, and many of these are available on the CRAY-2 systems today. Conversion of additional application programs for use on CRAY-2 systems is an ongoing effort.

Generating solutions to many important problem classes depends heavily on the number of data points that can be considered and the number of computations that can be performed. The CRAY-2 computer systems provide substantial increases over their predecessors with respect to the number of data points that can be handled. Researchers and engineers realistically can apply CRAY-2 computer systems to problems previously considered computationally intractable, as well as solving more commonplace problems faster and with greater accuracy.


One such application is the simulation of physical phenomena — the analysis and prediction of the behavior of physical systems through computer modeling. Such simulation is common in weather forecasting, aircraft and automotive design, energy research, geophysical research, and seismic analysis. The CRAY-2 computer systems open the door to true three-dimensional simulation in a wide variety of problem domains. They also offer a challenging opportunity to find new solutions to applications in such fields as genetic engineering, artificial intelligence, quantum chemistry, and economic modeling.

The CRAY-2 computer systems offer dramatic improvements in throughput via the balanced exploitation of large memory, fast vector and scalar computation rates, and multiprocessing. Problems with previously prohibitive I/O requirements can now fit in memory. Vectorization and multiprocessing promote very high computation rates. In practical terms, this means that problems previously considered large-scale become medium- or even small-scale on the CRAY-2 computer systems. And problems previously considered unsolvable or too costly to solve become solvable and economically feasible.

Applications	
□ Fluid dynamics	
☐ Circuit simulation and design	
□ Structural analysis	
☐ Energy research	
☐ Weather forecasting	
□ Atmospheric and oceanic research	
☐ Quantum chemistry	
□ Artificial intelligence	
☐ Genetic engineering	
☐ Signal image processing	
□ Molecular dynamics	
☐ Petroleum exploration and extraction	
□ Process design	
☐ Economic modeling	



Support and maintenance



Cray Research has developed a comprehensive array of support services to meet customer needs. From pre-installation site planning through the life of the installation, ongoing engineering and system software support is provided locally and through technical centers throughout the company. Cray Research also provides comprehensive documentation and offers customer training on-site or at Cray training facilities.

Cray Research has extensive experience serving the supercomputer customer — over a decade of experience spanning a wide variety of customers and applications. Professional, responsive support from trained specialists is just part of the commitment that Cray Research makes to every customer.

Cray Research recognizes the need for high system reliability while maintaining a high level of performance. The use of higher-density integrated circuits and an overall higher level of component integration teamed with liquid immersion cooling enhances CRAY-2 system reliability. Components used in CRAY-2 computer systems undergo strict inspection and checkout prior to assembly into a system. All CRAY-2 computer systems undergo rigorous operational and reliability tests prior to shipment.

Preventive maintenance techniques ensure that system performance is high; effective and timely maintenance is a routine operation. Diagnostic software quickly isolates any problem that may occur and the fluid coolant is quickly pumped into the reservoir adjacent to the mainframe. Once the repair is made, the front panel is reinstalled and the fluid quickly returned to the mainframe. The entire operation requires only a few minutes.


Offering advanced architecture, advanced technology, and advanced software, the CRAY-2 computer systems clearly lead the industry in largescale computing. The CRAY-2 computer systems offer the fastest processor clock cycle (4.1 nanoseconds), the largest memory (up to 256 million words), and two or four processors. Each processor will operate in scalar and vector mode. The multiple processors may operate independently and simultaneously on separate jobs for greater system throughput or may be applied in any combination to operate jointly on a single job for better program turnaround time. The CRAY-2 computer systems lead the industry in computer architecture by using some of the fastest and most dense components available packaged in three-dimensional modules immersed in liquid coolant. The CRAY-2 computer systems offer a recognized and accepted operating system tailored to the needs of large-scale computers. Two Fortran compilers and a number of extensions to the operating system automatically take advantage of the system architecture and promote efficient use of the system.

About Cray Research

Cray Research, Inc. was organized in 1972 by Seymour R. Cray, a leading designer of large-scale scientific computers, along with a small group of computer industry associates. The company was formed to design, develop, manufacture, and market large-capacity, high-speed computers. The first model produced was the CRAY-1 computer system.

Mr. Cray has been a leading architect of large scientific computers for more than 30 years. From 1957 to 1968, he served as a director of Control Data Corporation (CDC) and was a senior vice president at the time of his resignation in early 1972. At CDC, he was the principal architect in the design and development of the CDC 1604, 6600, and 7600 computer systems. Prior to his association with CDC, Mr. Cray was employed at the Univac Division of Sperry Rand Corporation and its predecessor companies, Engineering Research Associates and Remington Rand. Mr. Cray has been the principal designer and developer of both the CRAY-1 and CRAY-2 computer systems.

Today Cray Research is the world leader in supercomputers, with well over 175 supercomputers installed worldwide. The company operates manufacturing, research, development, and administrative facilities in Chippewa Falls, Wisconsin and the Minneapolis, Minnesota area. The company has sales and support offices throughout North America and subsidiary operations in Western Europe and the Far East.





Corporate Headquarters 608 Second Avenue South Minneapolis, MN 55402 612/333-5889 Telex: 4991729

CCMP-0201D ©7/87, Cray Research, Inc.

Domestic sales offices

Albuquerque, New Mexico
Atlanta, Georgia
Beltsville, Maryland
Bernardsville, New Jersey
Boston, Massachusetts
Boulder, Colorado
Chicago, Illinois
Cincinnati, Ohio
Colorado Springs, Colorado
Dallas, Texas
Darien, Connecticut
Detroit, Michigan
Houston, Texas
Huntington Beach, California
Huntsville, Alabama
Laurel, Maryland
Los Angeles, California
Minneapolis, Minnesota
Pittsburgh, Pennsylvania
Pleasanton, California
Seattle, Washington
St. Louis, Missouri
Sunnyvale, California
Tampa, Florida
Tulsa, Oklahoma

International subsidiaries

Cray Asia/Pacific Inc. Hong Kong

Cray Canada Inc. Toronto, Canada

Cray Research France S.A. Paris, France

Cray Research GmbH Munich, West Germany

Cray Research Japan, Limited Tokyo, Japan

Cray Research S.R.L. Milan, Italy

Cray Research (UK) Ltd. Bracknell, Berkshire, UK

The equipment specifications contained in this brochure and the availability of this equipment are subject to change without notice. For the latest information, contact your local Cray Research sales office.

CRAY, CRAY-1, and UNICOS are registered trademarks and CFT, CFT2, CFT77, COS, CRAY-2, and CRAY X-MP are trademarks of Cray Research, Inc. UNIX is a registered trademark of AT&T. The UNICOS operating system is derived from the AT&T UNIX System V operating system. UNICOS is also based, in part, on the Fourth Berkeley Software Distribution under license from The Regents of the University of California.

DEC, VAX, and VMS are trademarks of Digital Equipment Corporation. HYPERchannel is a registered trademark of Network Systems Corporation. IBM is a registered trademark of International Business Machines Corporation; MVS and VM are products of IBM. CDC is a registered trademark of Control Data Corporation; NOS and NOS/BE are products of CDC.